DOI QR코드

DOI QR Code

래치-업 면역과 높은 감내 특성을 가지는 LIGBT 기반 ESD 보호회로에 대한 연구

Analysis of the LIGBT-based ESD Protection Circuit with Latch-up Immunity and High Robustness

  • 투고 : 2014.10.15
  • 심사 : 2014.10.24
  • 발행 : 2014.11.01

초록

Electrostatic discharge has been considered as a major reliability problem in the semiconductor industry. ESD reliability is an important issue for these products. Therefore, each I/O (Input/Output) PAD must be designed with a protection circuitry that creates a low impedance discharge path for ESD current. This paper presents a novel Lateral Insulated Gate Bipolar (LIGBT)-based ESD protection circuit with latch-up immunity and high robustness. The proposed circuit is fabricated by using 0.18 um BCD (bipolar-CMOS-DMOS) process. Also, TLP (transmission line pulse) I-V characteristic of proposed circuit is measured. In the result, the proposed ESD protection circuit has latch-up immunity and high robustness. These characteristics permit the proposed circuit to apply to power clamp circuit. Consequently, the proposed LIGBT-based ESD protection circuit with a latch-up immune characteristic can be applied to analog integrated circuits.

키워드

참고문헌

  1. A.Z.H. Wang, On-chip ESD Protection for Integrated Circuit. An IC Design Perspective, 2nd ed. (Kluwer Academic Publisher, 2002)
  2. T. Green, A Review of EOS/ESD Field Failure in Military Equipment, Proc. of the 7th EOS/ESD Symp., 49 (1993).
  3. V. Vashchenko, A. Concannon, M. T. Beek, and P. Hopper, IEEE Trans. Device Mater. Rel., 4, 273 (2004). https://doi.org/10.1109/TDMR.2004.826584
  4. M.P.J. Mergens, C. C. Russ, K. G. Verhaege, J. Armer, P. C. Jozwiak, R. Mohn, Microelectronics Reliability, 43, 993 (2003). https://doi.org/10.1016/S0026-2714(03)00125-2
  5. B. Keppens, M.P.J. Mergence, C. S. Trinh, C. C. Russ, B. V. Camp, and K. G. Verhaege, Proc. of EOS/ESD Symp., 1 (2004).