대한임베디드공학회논문지 (IEMEK Journal of Embedded Systems and Applications)

대한임베디드공학회 (Institute of Embedded Engineering of Korea)
권호 표지
DOI QR코드

DOI QR Code

가변 시간 K차 뉴톤-랍손 부동소수점 나눗셈

A Variable Latency K'th Order Newton-Raphson's Floating Point Number Divider

  • 투고 : 2014.02.20
  • 심사 : 2014.06.18
  • 발행 : 2014.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The commonly used Newton-Raphson's floating-point number divider algorithm performs two multiplications in one iteration. In this paper, a tentative K'th Newton-Raphson's floating-point number divider algorithm which performs K times multiplications in one iteration is proposed. Since the number of multiplications performed by the proposed algorithm is dependent on the input values, the average number of multiplications per an operation in single precision and double precision divider is derived from many reciprocal tables with varying sizes. In addition, an error correction algorithm, which consists of one multiplication and a decision, to get exact result in divider is proposed. Since the proposed algorithm only performs the multiplications until the error gets smaller than a given value, it can be used to improve the performance of a floating point number divider unit. Also, it can be used to construct optimized approximate reciprocal tables.

키워드

참고문헌

  1. V. Lappalainen, T.D. Hamalainen, P. Liuha, "Overview of Research Efforts on Media ISA Extension and their Usage in Video Coding," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 12, No. 8, pp. 660-670, 2002. https://doi.org/10.1109/TCSVT.2002.800865
  2. R.B. Lee, "Multimedia extensions for general purpose processor," Proceedings of IEEE Workshop on Signal Processing Systems, pp. 9-23, 1997.
  3. S.F. Oberman, M.J. Flynn, "Design Issues in Division and Other Floating Point Operations," IEEE Transactions on Computer, Vol. C-46, No. 2, pp. 154-161, 1997.
  4. S.F. McQuillan, J.V. McCanny, R. Hamill, "New Algorithms and VLSI Architectures for SRT Division and Square Root," Proceedings of IEEE Symposium on Computer Arithmetic, pp. 80-86, 1993.
  5. D. Harris, S. Oberman, M. Horowitz, "SRT Division Architectures and Implementations," Proceedings of IEEE Symposium on Computer Arithmetic, 1997.
  6. C. Shuang, 모든저자기재요망, "Design and Implementation of a 64/32-bit Floating-point Division, Reciprocal, Square root, and Inverse Square root Unit," Proceedings of International Conference on Solid-State and Integrated Circuits Technology, pp. 1976-1979, 2006.
  7. M.D. Ercegovac, D.H. Wang, T.J. Zhang, C.H. Hou, "Improving Goldschmidt Division, Square Root, and Square Root Reciprocal," IEEE Transactions on Computer, Vol. 49, No. 7, pp. 759-763, 2000. https://doi.org/10.1109/12.863046
  8. D.L. Fowler, J.E. Smith, "An Accurate, High Speed Implementation of Division by Reciprocal Approximation," Proceedings of IEEE Symposium on Computer Arithmetic, pp. 60-67, 1989.
  9. S. Oberman, "Floating Point Division and Square Root Algorithms and Implementation in the AMD-K7 Microprocessors, " Proceedings of IEEE Symposium on Computer Arithmetic, pp. 106-115, 1999.
  10. G. Agrawal, A. Khandelwal, E.E. Swartzlander, "An improved reciprocal approximation algorithm for a Newton Raphson divider," Proceedings of Advanced Signal Processing Algorithms, Architectures and Implementations XVII, 66970M, 2007.
  11. S.G. Kim, G.Y. Cho, "A Variable 2Latency Newton-Rapson's Floating Point Number Reciprocal Computation," Korea Information Processing Society, Vol. 12-A, No. 2, pp. 95-102, 2005. (in Korea)
  12. S.F. Anderson, J. Earle, R. Coldschmidt, D. Powers, "The IBM System/360 model 91 Floating Point Execution Unit," IBM Journal of Research and Development, Vol. 11, No. 1, pp. 34-53, 1967. https://doi.org/10.1147/rd.111.0034
  13. P. Markstein, "Computation of elementary functions on the IBM RISC system/6000 processor," IBM Journal of Research and Development, Vol. 34, No. 1, pp. 111-119, 1990. https://doi.org/10.1147/rd.341.0111
  14. E.M. Schwarz, "Rounding for Quadratically Converging Algorithm for Division and Square Root," Proceedings of IEEE Asilomar Conference on Signals and Computers, pp. 600-603, 1996.
  15. IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Standard, Std. 754-1985.
  16. http://www.itl.nist.gov/fipspubs, Oct. 2008.
  17. D. DasSarma, D. Matula, "Measuring and Accuracy of ROM Reciprocal Tables," IEEE Transactions on Computer, Vol. 43, No. 8, pp. 932-930, 1994. https://doi.org/10.1109/12.295855