방송공학회논문지 (Journal of Broadcast Engineering)

  • 제19권5호
  • /
  • Pages.726-735
  • /
  • 2014
  • /
  • 1226-7953(pISSN)
  • /
  • 2287-9137(eISSN)
한국방송∙미디어공학회 (The Korean Institute of Broadcast and Media Engineers)
권호 표지
DOI QR코드

DOI QR Code

UHD급 영상패턴 제어 신호발생기를 위한 고속 시리얼 인터페이스의 신호 무결성 분석

Analysis of Signal Integrity of High Speed Serial Interface for Ultra High Definition Video Pattern Control Signal Generator

  • 투고 : 2014.08.01
  • 심사 : 2014.09.11
  • 발행 : 2014.09.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

최근 초고화질(UHD) 영상시스템의 출현으로 인해 고해상도, 대용량의 4K-UHD급 LCD TV 신호 전송은 높은 해상도와 데이터 확장에 따른 케이블 및 커넥터 수의 증가로 서로 다른 케이블 간의 EMI, 스큐(Skew) 문제로 시스템 구현에 한계가 있다. 차세대 V-by-One HS 인터페이스는 초고해상도 영상처리 IC 및 TCON 간의 새로운 인터페이스 기술로써 600Mbps에서 3.75Gbps의 다양한 데이터 속도로 효율적인 전송이 가능하여 한계를 극복할 수 있다. 본 논문에서는 V-by-One HS IBIS(Input/Output Buffer Information Specification) 모델 시뮬레이션을 통하여 주파수 공진모드의 전압 분포와 PCB 설계 방법을 제안하고 고속영상 신호에 대한 신호 무결성의 검증 방법을 제안하였다.

In accordance with 4K UHD(Ultra High Definition) LCD television's higher resolution and data expansion, LCD TV had to face problems such as increasing numbers of cables and tangible skews problems among cables. The V-by-One HS is a new interface technology in the path between the image processing IC and timing control (TCON) board. The variable speed from 600 Mbps to 3.75 Gbps effectively meets the requirements of various different pixel rates. In this paper, we use the V-by-One HS interface to illustrate our proposed simulation method of frequency resonance mode and PCB design approach to model the effects of signal integrity for high speed video signal using an IBIS models.

키워드

참고문헌

  1. Kaneko, K., & Ohta, N., 4K applications beyond digital cinema, In Virtual Systems and Multimedia (VSMM), 2010 IEEE 16th International Conference on, pp. 133-136, October, 2010.
  2. Yi-feng, H., & Zhao-wen, Y., The Simulation and Pre-design on the PCB of the Simulator, In 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, pp. 871-874, 2008.
  3. Jeon, H. K., Kim, H. R., Choi, J. M., Hong, J. P., Kim, Y. S., Oh, H. S., Kim, L. S., High speed serial interface for mobile LCD driver IC, In Circuits and Systems, ISCAS 2008 IEEE International Symposium on, pp. 157-160, May, 2008.
  4. Takizuka, H., Torikai, T., Mitsui, A., Suzuki, H., Watanabe, Y., Toma, T., & Koike, Y., A proposal of novel optical interface to transmit 8K-UHDTV for consumer applications, 2013 IEEE 18th Micro Optics Conference (MOC), pp. 1-2, October, 2013.
  5. Fu, L., Han, Y., & Wu, K., Signal integrity research for high-speed vedio system design based on HyperLynx simulation, In Computer Research and Development (ICCRD), 2011 3rd International Conference on, Vol. 3, pp. 15-18, March, 2011.
  6. Lingambudi, A., Edlund, G., Haridass, A., & Becker, D., A case study of high-speed serial interface simulation with IBIS-AMI models, In Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), pp. 145-148, December, 2012.
  7. Chung, S. L., Chen, W. Y., Design of Test Pattern Databank for functional testing of LCD panels. In Industrial Electronics, 2006 IEEE International Symposium on, Vol. 4, pp. 3002-3007, July, 2006.
  8. Duan, X., Rimolo-Donadio, R., Bruns, H., & Schuster, C., Fast and concurrent simulations for SI, PI, and EMI analysis of multilayer printed circuit boards, In Electromagnetic Compatibility (APEMC), 2010 Asia-Pacific Symposium on, pp. 614-617, April, 2010.
  9. Xiong, Y., & Yan, Z., EMI and PI analysis of analog board, In Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications (MAPE), 2013 IEEE 5th International Symposium on, pp. 171-175, October, 2013.
  10. Li-Xin, W., Yu-xia, Z., & Gang, Z., Power Integrity Analysis for High-Speed PCB, In Pervasive Computing Signal Processing and Applications (PCSPA), 2010 First International Conference on, pp. 414-418, September, 2010
  11. Shang, E. T. M., Chyan, L. S., & Sebastian, P., Signal integrity analysis for high speed digital circuit, In Intelligent and Advanced Systems (ICIAS), 2010 International Conference on, pp. 1-6, June, 2010.
  12. Johnson, D., An FPGA-based solution for testing legacy video displays, In AUTOTESTCON, pp. 1-4, September, 2010
  13. Cho, K., Lee, S. J., Kim, S. M., & Kim, D. H., Display signal interface techniques for mobile applications, In Quality Electronic Design (ASQED), 2011 3rd Asia Symposium on, pp. 105-108, July, 2011.
  14. Brandl, A., Recht, E., & Bar-Natan, V., LVDS signal integrity for video transmission lines, In Electromagnetic Compatibility, 2003 IEEE International Symposium on, Vol. 1, pp. 537-538, May, 2003.
  15. Park, W., & Lee, S. C., Design of LVDS driver based CMOS transmitter for a high speed serial link, In Electronics and Information Engineering (ICEIE), 2010 International Conference On, Vol. 1, pp. 300-302, August, 2010.