The Transactions of the Korean Institute of Power Electronics (전력전자학회논문지)

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

A PWM Control Strategy for Low-speed Operation of Three-level NPC Inverter based on Bootstrap Gate Drive Circuit

부트스트랩 회로를 적용한 3-레벨 NPC 인버터의 저속 운전을 위한 PWM 스위칭 전략

  • Jung, Jun-Hyung (Dept. of Electrical Eng., Pusan National University) ;
  • Ku, Hyun-Keun (Dept. of Electrical Eng., Pusan National University) ;
  • Im, Won-Sang (Dept. of Electrical and Computer Eng., New Maxico State University) ;
  • Kim, Wook (Dept. of Electrical Eng., Pusan National University) ;
  • Kim, Jang-Mok (Dept. of Electrical Eng., Pusan National University)
  • Received : 2013.08.20
  • Accepted : 2014.06.17
  • Published : 2014.08.20
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes the pulse width modulation (PWM) control strategy for low-speed operation in the three-level neutral-point-clamped (NPC) inverters based on the bootstrap gate drive circuit. As a purpose of the cost reduction, several papers have paid attention to the bootstrap circuit applied to the three-level NPC inverter. However, the bootstrap gate driver IC cannot generate the gate signal to the IGBT for low-speed operation, because the bootstrap capacitor voltage decreases under the threshold level. For low-speed operation, the dipolar and partial-dipolar modulations can be the effective solution. However, these modulations have drawbacks in terms of the switching loss and THD. Therefore, this paper proposes the PWM control strategy to operate the inverter at low-speed and to minimize the switching loss and harmonics. The experimental results are presented to verify the validity on the proposed method.

Keywords

References

  1. B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A three level MOSFET inverter for low-power drives," IEEE Trans. Ind. Electron., Vol. 51, No. 3, pp. 669-674, June 2004.
  2. J. J. Graczkowski, K. L. Neff, and X. Kou, "A low-cost gate driver design using bootstrap capacitors for multilevel MOSFET inverters," in Proc. 5thCES/IEEE Int. Power Electron. Motion Control Conf., Vol. 2, pp. 1 -5, Aug. 2006.
  3. C. Klumpner, N. Shattock, "A cost-effective solution to power the gate drivers of multilevel inverters using bootstrap power supply technique," in Proc. 24th Annual IEEE Applied Power Electron. Conf. and Exposition, pp. 1773-1779, Feb. 2009.
  4. Q. T. V. Nguyen, D.C. Lee, "Bootstrap Power Supply for Three-Level Neutral-Point-Clamped Voltage Source Inverters," in Proc. 7thCES/IEEE Int.Power Electron. Motion Control Conf., pp. 1038-1043, June 2012.
  5. "Application Note AN978," HV Floating MOS-Gate Driver ICs.
  6. "Design Tips DT 04-4," Using monolithic high voltage gate drivers.
  7. R. M. Tallam, R. Naik, and T. A. Nondahl, "A carrier-based PWM scheme for neutral-point voltage balancing in three-level inverters," IEEE Trans. Ind. Appl., Vol. 41, No. 6, pp. 1734-1743, Nov./Dec. 2005. https://doi.org/10.1109/TIA.2005.858283
  8. B. Velaerts, P. Mathys and E. Tatakis, "A Novel Approach to the Generation and Optimization of three level PWM waveforms," in Proc. IEEE PESC'88. Conf., 1988, pp. 1255- 1262.
  9. R. K. Behera, T. V. Dixit, and S. P. Das, "Analysis of experimental investigation of various carrier-based modulation schemes for three level neutral point clamped inverter-fed induction Motor Drive," in Proc. of PEDES'06, Delhi, India, pp. 1-6, Dec. 2006,