참고문헌
- International Technology Roadmap for Semiconductors (ITRS) in 2011.
- L. O. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. 18, pp. 507-519, Sep. 1971. https://doi.org/10.1109/TCT.1971.1083337
- D. B. Strukov, G. S. Sinder, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008. https://doi.org/10.1038/nature06932
- A. Flocke and T. G. Noll, "Fundamental analysis of resistive nanocrossbars for the use in hybrid nano/CMOS-memory," in Proc. 33rd Eur. Solid-State Circuits Conf. ,2007, pp.328-331.
- C. Kugeler, M. Meier, R. Rosezin, S. Gilles, and R. Waser, "High density 3D memory architecture based on the resistive switching effect," Solid State Electron, vol. 53, no. 12, pp. 1287-1292, Dec. 2009. https://doi.org/10.1016/j.sse.2009.09.034
- J. Liang and H. -S. Philip Wong, "Cross-point memory array without cell selectors-device characteristics and data storage pattern dependencies," IEEE Trans. Electron Device , vol. 57, no. 10, pp. 2531-2538, Oct. 2010. https://doi.org/10.1109/TED.2010.2062187
-
C. J. Chevallier, C. H. Siau, S. F. Lim, S. R. Namala, M. Matsuoka, B. L. Bateman, and D. Rinerson, "A 0.13
${\mu}m$ 64Mb multi-layered conductive metal-oxide memory," ISSCC, Dig. Tech. Papers, pp. 260-261, Feb. 2010. - S. J. Ham, H. S. Mo, and K. S. Min, "Low-power VDD/3 write scheme with inversion coding circuit for complementary memristor array," IEEE Trans. Nanotechnology, vol. 12, no. 5, pp. 851-857, Sep. 2013. https://doi.org/10.1109/TNANO.2013.2274529
- J. M. Choi, S. H. Sin, and K. S. Min, "Practical implementation of memristor emulator circuit on printed circuit board," Journal of IKEEE, vol. 17, no. 3, pp. 324-331, Sep. 2013. https://doi.org/10.7471/ikeee.2013.17.3.324
피인용 문헌
- Experimental demonstration of sequence recognition of serial memristors vol.13, pp.1, 2014, https://doi.org/10.1007/s13391-017-6363-7