참고문헌
- A. Nabae, I. Takahashi, and H. Akagi, "A new neutral point clamped PWM inverter," IEEE Trans. Ind. Applicat., Vol. 17, No. 5, pp. 518-523, Sep. 1981.
- J. S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters," IEEE Trans. Ind. Applicat., Vol. 32, No. 3, pp. 509-517, May/Jun. 1996. https://doi.org/10.1109/28.502161
- Kouro Samir, Malinowski Mariusz, K. Gopakumar, et. al., "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2553-2580, Aug. 2010.
- X. Q. Wu and A. Steimel, "Direct self control of induction machines fed by a double three-level inverter," IEEE Trans. Ind. Electron., Vol. 44, No. 4, pp. 519-527, Aug. 1997. https://doi.org/10.1109/41.605629
- Haitham Abu-Rub, and Joachim Holtz, "Medium-voltage multilevel converters - State of the art, challenges, and requirements in industrial applications," IEEE Trans. Ind. Applicat., Vol. 57, No. 8, pp. 2581-2596, Aug. 2010.
- M. M. Renge and H. M. Suryawanshi, "Multilevel inverter to reduce common mode voltage in AC motor drives using SPWM technique," Journal of Power Electronics, Vol. 11, No. 1, pp. 21-27, Jan. 2011. https://doi.org/10.6113/JPE.2011.11.1.021
- N.-V. Nguyen, H.-T. Quach, and H.-H. Lee, "Novel single-state PWM technique for common-mode voltage elimination in multilevel inverters," Journal of Power Electronics, Vol. 12, No. 4, pp. 548-558, Jul. 2012. https://doi.org/10.6113/JPE.2012.12.4.548
- H. Zhang, A. von Jouanne, S. Dai, and A. K. Wallace, "Multilevel inverter modulation Schemes to eliminate common-mode voltages," IEEE Trans. Ind. Applicat., Vol. 36, No. 6, pp. 1645-1653, Nov./Dec. 2000. https://doi.org/10.1109/28.887217
- M. R. Baiju, K. K. Mohapatra, R. S. Kanchan, and K. Gopakumar, "A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive," IEEE Trans. Power Electron., Vol. 19, No. 3, pp. 794-805, May 2004. https://doi.org/10.1109/TPEL.2004.826514
- J. Holtz and N. Oikonomou, "Optimal control of a dual three-level inverter system for medium-voltage drives," IEEE Trans. Ind. Appl., Vol. 46, No. 3, pp. 1034-1041, May/Jun. 2010. https://doi.org/10.1109/TIA.2010.2046291
- T. Boller, J. Holtz, and A. K. Rathore, "Optimal pulsewidth modulation of a dual three-level inverter system operated from a single DC link," IEEE Trans. Ind. Appl., Vol. 48, No. 5, pp. 1610-1615, Sep./Oct. 2012. https://doi.org/10.1109/TIA.2012.2210016
- M. R. Baiju, K. Gopakumar, K. K. Mohapatra, V. T. Somasekhar, and L. Umanand, "Five-level inverter voltage-space phasor generation for an open-end winding induction motor drive," in IEE Proc. EPA, Vol. 150, No. 5, pp. 531-538, 2003.
- K. C. Sekhar and G. T. R. Das, "A nine-level inverter system for an open-end winding induction motor drive," in Conf. IEA, pp. 1-6, 2006.
- S. Ogasawara and H. Akagi, "Analysis of variation of neutral point potential in netrual-point-clamped voltage source PWM inverter," in Conf. Rec. IEEE-IAS Annu. Meeting, Vol. 2, pp. 965-970, 1993.
- J.-H. Kim and S.-K. Sul, "PWM method of a three-level neutral-point-clamped converter under neutral point imbalance condition," in Proc. APEC, pp. 1089-1094, 2007.
- R. S. Kanchan, P. N. Tekwani, and K. Gopakumar, "Three-level inverter scheme with common mode voltage elimination and dc-link capacitor voltage balancing for an open end winding induction motor drive," in Proc. EMD, pp. 1445-1452, 2005.
- R. S. Kanchan, P. N. Tekwani, and K. Gopakumar, "Three-level inverter scheme with common mode voltage elimination and dc-link capacitor voltage balancing for an open end winding induction motor drive," IEEE Trans. Power Electron., Vol. 21, No. 6, pp. 1676-1683, Nov. 2006. https://doi.org/10.1109/TPEL.2006.882940
- P. Dengming, F. C. Lee, and D. Boroyevich, "A novel SVM algorithm for multilevel three-phase converters," in Proc. PESC, Vol.2, pp. 509-513, 2002.
- Y. Li, Y. Gao, and X. Hou, "A general SVM algorithm for multilevel converters considering zero-sequence component control," in Proc.. IECON, pp. 508-513, 2005.
- W. Song, G. Chen, X. Ding, and M. Shu, "Research on neutral-point balancing control for three-level NPC inverter based on correlation between carrier-based PWM and SVPWM," in Proc. IPEMC, Vol. 3, pp. 1-6, 2006.
- S. Fukuda and Y. Iwaji, "A single-chip microprocessor-based PWM technique for sinusoidal inverters," in Conf. Rec. IEEE-IAS Annu. Meeting, Vol. 1, pp. 921-926, 1988.
- D. G. Holmes, and T. A. Lipo, Pulse Width Modulation for Power Converters: Principles and Practice, John Wiley & Sons, chap. 12, 2003.
피인용 문헌
- DC-Link Capacitance Minimization in T-Type Three-Level AC/DC/AC PWM Converters vol.62, pp.3, 2015, https://doi.org/10.1109/TIE.2014.2345354