

Scaling Down Characteristics of Vertical Channel Phase Change Random Access Memory (VPCRAM)

Chun Woong Park¹, Chongdae Park¹, Woo Young Choi¹, Dongsun Seo¹, Cherlhyun Jeong²,
and Il Hwan Cho^{1,*}

Abstract—In this paper, scaling down characteristics of vertical channel phase random access memory are investigated with device simulator and finite element analysis simulator. Electrical properties of select transistor are obtained by device simulator and those of phase change material are obtained by finite element analysis simulator. From the fusion of both data, scaling properties of vertical channel phase change random access memory (VPCRAM) are considered with ITRS roadmap. Simulation of set reset current are carried out to analyze the feasibility of scaling down and compared with values in ITRS roadmap. Simulation results show that width and length ratio of the phase change material (PCM) is key parameter of scaling down in VPCRAM. Thermal simulation results provide the design guideline of VPCRAM. Optimization of phase change material in VPCRAM can be achieved by oxide sidewall process optimization.

Index Terms—Phase change RAM, scaling down, phase change material, finite element analysis

I. INTRODUCTION

A phase change random access memory (PCRAM) is one of the most promising candidates for next-generation high-density embedded nonvolatile memory [1, 2]. In the PCRAM, diode has been commonly used as a select device. However diode had leakage current problem with unselected cell. To avoid leakage current problem, metal oxide semiconductor field effect transistor (MOSFET) was applied to select device of PCRAM to reduce leakage current of unselected cell. However, the PCRAM with MOSFET has disadvantage in scaling down compared with PCRAM with diode. To reduce the unit cell size, we suggested a vertical channel PCRAM (VPCRAM) which have vertical channel and phase change material [3]. Since electrodes and phase change material were able to be patterned by self-aligned sidewall process, suggested structure ideally could reduce device area and fabrication steps. Furthermore, short-channel effects (SCEs) can be effectively suppressed, and a larger sensing margin is expected since the device channel length determined by the silicon trench height along the word line (WL) direction can be simply controlled by anisotropic dry etch [4]. Fundamental electrical characteristics and disturbance characteristics were investigated in previous works [3, 4]. Scaling down characteristics of Si wall were investigated with device simulations in previous work [4]. However, most of the results in previous works were focused on the characteristics of select devices [5, 6]. In this paper, scaling down properties of PCM would be investigated and focused. Resistance of PCM is extracted from finite element simulation and that is applied to device

Manuscript received Aug. 25, 2013; accepted Jan. 16, 2014

A part of this work was presented in Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, Seoul in Korea, June 2013

¹ Department of Electronic Engineering, Myongji University, Yongin, Gyeonggi 449-728, Republic of Korea

² Center for Theragnosis, Korea Institute of Science and Technology, Seoul 136-791, Republic of Korea

E-mail : ihcho77@mju.ac.kr




Fig. 1. Device simulation structure of VPCRAM with 90 nm effective channel length. Finite element analysis simulation structure for PCM resistance extraction (inset).


simulation.

II. SIMULATION STRUCTURE


Fig. 1 shows the device structure of a VPCRAM. Select transistor of VPCRAM is based on the vertical channel MOSFET structure. The thickness of gate oxide and top oxide over the gate poly are 3 nm and 20 nm respectively. Gate in the VPCRAM is formed by using sidewall process. Gate isolating oxide on the each gate isolates gate from the electrodes and phase change material (PCM). Gate material is n+ poly silicon and PCM is $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) in this work [7]. The PCM in this work has low resistivity ($42 \text{ m}\Omega\cdot\text{cm}$) state (SET) and the amorphous state has high resistivity ($250 \Omega\cdot\text{cm}$) state (RESET) respectively [4]. Doping concentration of substrate is $1 \times 10^{18} \text{ cm}^{-3}$ and that of source/drain is $1 \times 10^{19} \text{ cm}^{-3}$.

III. RESULTS AND DISCUSSIONS


Scaling down of PCM in this work is separated in lateral direction and vertical direction. The structure of PCM and scaling down directions are introduced in Fig. 2(a). Since the PCM in VPCRAM uses deposition and etching process, lateral scaling of PCM width is determined by thickness of top oxide on the polysilicon gate. This is determined by oxidation process of gate polysilicon. Another direction of PCM scaling, vertical scaling is determined by etching process of PCM. In this paper, both of scaling direction properties are considered



(a)



(b)



(c)

Fig. 2. (a) Cross section of VPCRAM and scaling direction of PCM, (b) Lateral scaling of PCM with SET and RESET current ratio. Drain current characteristics with SET and RESET states (inset), (c) PCM resistances with lateral scaling down.

with fabrication feasibility. Memory operation of VPCRAM is shown in inset of Fig. 2(b). SET and RESET state are separated with resistance change and resistance is extracted by previous work. Different current level means separated state '0' and '1'. Current ratio between SET and RESET state means the margin of

data in VPCRAM. As shown in Fig. 2(b), lateral scaling of PCM is investigated with SET/RESET current ratio. As lateral size of PCM is decreased, total volume of PCM is decreased and SET/RESET current ratio is increased. PCM in the Fig. 2(b) has 40 nm height and 100 nm width. Volume is varied with top side length and bottom side length.

In the VPCRAM operation, atomic structure and resistivity of PCM is changed with thermal energy. Resistance is determined by resistivity (ρ) and length (l) and area of cross section (A) as shown in below equation.

$$R = (\rho \times l) / A \quad (1)$$

Since the area of cross section is decreased, total resistance of PCM is increased with lateral scaling down. Furthermore resistance difference between SET and RESET states are also increased with lateral scaling down.

However, the vertical size scaling down of PCM has different characteristics. As shown in Fig. 2(a), vertical size means the thickness of PCM. The current ratio of VPCRAM with vertical scaling down has opposite characteristics compared with lateral scaling down. As shown in Fig. 3(a), SET/RESET current ratio of VPCRAM is decreased with PCM scaling down. This phenomenon is also explained with resistance of PCM. Vertical size of PCM is the length of PCM and this is directly related with resistance of PCM. PCM in the Fig. 3(a) has 100 nm width, and both top side length and bottom side length are varied with vertical scaling.

PCM resistance in SET state is one of the most important parameter in PCRAM. According to 2012 ITRS road map, SET state resistance of 2012 and 2013 is 2.6 and 3.1 k ohm respectively [8]. As shown in Fig. 2(c), SET resistance of ITRS road map is satisfied with PCM volume less than 260000 nm³. Trench width between neighbor sources and top oxide thickness is key fabrication process parameter of SET resistance.

Furthermore, the temperature of PCM should be considered with PCM scaling down. Fig. 4 shows the maximum temperature of PCM with SET state. Maximum temperature data is extracted from finite element analysis simulation. Thermal conductivity Thermal conductivity of oxide is 1.4 Wm⁻¹K⁻¹ and that of TiW is 21.7 Wm⁻¹K⁻¹. Convection coefficient is fixed at





Fig. 3. (a) Vertical scaling of PCM with SET and RESET current ratio. Drain current characteristics with SET and RESET state (inset), (b) PCM resistances with vertical scaling down.




Fig. 4. Lateral scaling down property of PCM maximum temperature with SET state. Finite element simulation results of temperature distribution in PCM (inset).




Fig. 5. SET and RESET current of VPCRAM with channel length variation when the volume of PCM is fixed.

$2.0 \times 10^7 \text{ W/m}^2\text{C}$ and all of thermal parameters were same with previous work [4]. Although the small volume PCM has high SET/RESET current ratio as shown in Fig. 2(b), small volume PCM can be suffer from low SET temperature. This result means that optimization of PCM volume should be carefully considered with electric properties and also temperature properties.

If volume of PCM is fixed and channel length is varied, the change of SET and RESET current characteristics are negligible as shown in Fig. 5. This data shows the effect of PCM volume change on the selective device. Due to the resistance differences between PCM and select MOSFET channel, effects of PCM are dominant in VPCRAM. Optimization of scaling down in VPCRAM, dependency of SET/RESET current ratio can be an important parameter.

IV. CONCLUSIONS

Scaling down propertied of VPCRAM is investigated with PCM scaling down. In the VPCAM, scaling of PCM has different characteristics with scaling direction of PCM. Lateral scaling of PCM increases SET/RESET current ratio which determine the margin of memory operation. However vertical scaling of PCM decreases SET/RESET ratio. The results mean that the height and the width of PCM should be carefully considered in VPCRAM scaling down. SET resistance of PCM is compared with ITRS roadmap 2012 data and possibility of device development is confirmed with simulation results. Channel length scaling down properties is also

investigated but has negligible effect on SET/RESET ratio. Guideline of VPCRAM scaling down for device performance enhancement is suggested with PCM scaling down properties.

ACKNOWLEDGEMENTS

This research was supported by Basic Science Research Program through the National Research Foundation of Korea(NRF) funded by the Ministry of Education, Science and Technology (No. 2011-0021743 and No. 2012- 0003891).

REFERENCES

- [1] Hangbing Lv, Yinyin Lin, Peng Zhou, Tingao Tang, Baowei Qiao, Yunfeng Lai, Jie Feng and Bomy Chen, "A nano-scale-sized 3D element for phase change memories," *Semiconductor Science and Technology*, vol. 21, p.1013, 2006
- [2] B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. burger, "Phase change technology and the future of main memory," *IEEE Micro*, vol. 30, p.143, 2010
- [3] Kyung Soo Kim, JongHo Lee and Il Hwan cho : Highly Scalable Vertical Channel Phase Change Random Access Memory, *Japanese Journal of Applied Physics*, vol. 50, p.050206 , 2011
- [4] Kyung Soo Kim and Il Hwan Cho, "Disturbance Characteristics of Vertical Channel Phase Change Random Access Memory Array," *Japanese Journal of Applied Physics*, vol. 51, p.084302, 2012
- [5] Y. Matsui, K. Kurotsuchi, O. Tonomura, T. Morikawa, Y. Fujisaki, N. Matsuzaki, S. Hanzawa, M. Terao, N. Takaura, H. Moriya, T. Iwasaki, M. Moniwa, and T. Koga, "Ta₂O₅ Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories," *IEDM Tech. Dig.*, 2006, p. 1.
- [6] Y. Sasago, M. Kinoshita, T. Morikawa, K. Kurotsuchi, S. Hanzawa, T. Mine, A. Shima, Y. Fujisaki, H. Kume, H. Moriya, N. Takaura, and K. Torii, "Cross-point phase change memory with 4F² cell size driven by low-contact-resistivity poly-Si diode," *Symp. VLSI Technology Dig. Tech.*, 2009, p. 24.

- [7] Zhe Wu, Suyoun Lee, Young-Wook Park, Hyung-Woo Ahn, Doo Seok Jeong, Jeung-hyun Jeong, Kwangsoo No, and Byung-ki Cheong, "Improved stability of a phase change memory device using Ge-doped SbTe at varying ambient temperature," *Applied Physics Letters*, vol. 96, issue 13, p.133510, 2010
- [8] 2012 ITRS roadmap

Chun Woong Park photograph and biography not available at the time of publication.

Chongdae Park photograph and biography not available at the time of publication.

Woo Young Choi photograph and biography not available at the time of publication.

Dongsun Seo photograph and biography not available at the time of publication.

Cherlhyun Jeong photograph and biography not available at the time of publication.



Il Hwan Cho was born in Anyang, Korea, in 19772. He received the B.S. in Electrical Engineering from Korea Advanced Institute of Science and Technology(KAIST), Daejon, Korea, in 2000 and M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 2002, 2007, respectively. From March 2007 to February 2008, he was a Postdoctoral Fellow at Seoul National University, Seoul, Korea, where he was engaged in the research on characterization of bulk finfet SONOS flash memory. In 2008, he joined the Department of Electronic Engineering at Myongji University, Yongin, where he is currently an Associate Professor. His current research interests include improvement, characterization and measurement of non-volatile memory devices and semiconductor devices with high-k layer.