References
- Wikipedia, Wikipedia Foundation. lnc. Aug.(2014) from http://en.wikipedia.org/wiki/Moore's_law
- C. G. Hwang, "Semiconductor Memories for IT", Proc. 2002 IEEE International Solid-State Circuits Conference - Visuals Supplement 2002 to the Digest of Technical Papers, IEEE Components, Packaging and Manufacturing Technology Society (CPMT), San Francisco, 12 (2002).
- Y. A. Cengel, "Introduction To Thermodynamics and Heat Transfer, Vol. II Heat Transfer", McGraw-Hill Co., Boston, 758 (2001).
- M. Park, S. Kim and S. E. Kim, "TSV Liquid Cooling System for 3D Integrated Circuits", J. Microelectron. Packag. Soc., 20(3), 1 (2013). https://doi.org/10.6117/kmeps.2013.20.3.001
- T. Y. Chiang, K. Banerjee, and K. C. Saraswat, "Effect of Via Separation and Low-k Dielectric Materials on the Thermal Characteristics of Cu Interconnects", Proc. International Electron Devices Meeting (IEDM) 2000, San Francisco, 261 (2000).
- B. K. Yu, M. Y. Kim and T. S. Oh, "Anisotropic Wet-Etching Process of Si Substrate for Formation of Thermal Vias in High-Power LED Packages", J. Microelectron. Packag. Soc., 19(4), 51 (2012). https://doi.org/10.6117/kmeps.2012.19.4.051
- S. Chan and J. S. Jang, "Accelerated Degradation Stress of High Power Phosphor Converted LED Package", J. Microelectron. Packag. Soc., 17(4), 19 (2010).
- A. Rahman and R. Rief, "Thermal Analysis of Three-dimensional (3-D) Integrated Circuits (ICs)", Proc. International Interconnect Technology Conference, Burlingame, 157 (2001).
- T. Y. Chiang, S. J. Souri, C. O. Chui and K. C. Saraswat, "Thermal Analysis of Heterogeneous 3-D ICs with Various Integration Scenarios", Proc. International Electron Devices Meeting (IEDM) 2000, Washington DC, 681 (2001).
- S. Lee, T. F. Lemczyk and M. M. Yovanovich, "Analysis of High Density Interconnect Technology", Proc. 8th SEMI-THERM Symposium, Austin, 55 (1992).
- K. Y. Lee, T. S. Oh, J. H. Lee and T. S. Oh, "Electrical Characteristics of the Three-Dimensional Interconnection Structure for the Chip Stack Package with Cu through Vias", J. Electron. Mater., 36(2) 123 (2007). https://doi.org/10.1007/s11664-006-0020-5
- I. H. Jeong, S. H. Kee and J. P. Jung, "A Study on Electrical Characteristics and Thermal Shock Property of TSV for 3-Dimensional Packaging", J. Microelectron. Packag. Soc., 21(2), 23 (2014). https://doi.org/10.6117/kmeps.2014.21.2.023
- T. Jeong, K. H. Kim, S. J. Lee, S. H. Lee, S. R. Jeon, S. H. Lim, J. H. Baek and J. K. Lee, "Aluminum Nitride Ceramic Substrates-Bonded Vertical Light-Emitting Diodes", IEEE Photonics Technol. Lett., 21(13), 890 (2009). https://doi.org/10.1109/LPT.2009.2020061
- S. H. Park, T. S. Oh, Y. S. Eum and J. T. Moon, "Interconnection Processes Using Cu Vias for MEMS Sensor Packages", J. Microelectron. Packag. Soc., 14(4), 63 (2007).
- K. Y. Lee and T. S. Oh, "Cu Via-Filling Characteristics with Rotating-Speed Variation of the Rotating Disc Electrode for Chip-stack-package Applications", J. Microelectron. Packag. Soc., 14(3), 65 (2007).
- C. Ryu, J. Park, J. S. Pak, K. Y. Lee, T. S. Oh and J. Kim, "Suppression of Power/Ground Inductive Impedance and Simultaneous Switching Noise Using Silicon Through-Via in a 3-D Stacked Chip Package", IEEE Microwave Wireless Comp. Lett., 17(12), 855 (2007). https://doi.org/10.1109/LMWC.2007.910485
- Y. K. Jee, J. Yu, K. W. Park and T. S. Oh, "Zinc and Tin-Zinc Via-Filling for the Formation of Through-Silicon Vias in a System-in-Package", J. Electron. Mater., 38(5) 685 (2009). https://doi.org/10.1007/s11664-008-0646-6
- M. Y. Kim, T. S. Oh and T. S. Oh, "Formation of Sn Through-Silicon-Via and Its Interconnection Process for Chip Stack Packages", Kor. J. Met. Mater., 48(6), 557 (2010).
- M. Y. Kim, S. K. Kim and T. S. Oh, "Formation of Through-Silicon-Vias Using Pressure Infiltration of Molten Tin", Mater. Trans., 53(10), 1810 (2012). https://doi.org/10.2320/matertrans.M2012158
- J. Y. Choi and T. S. Oh, "Flip Chip Process by Using the Cu-Sn-Cu Sandwich Joint Structure of the Cu Pillar Bumps", J. Microelectron. Packag. Soc., 16(4), 9 (2009).
- J. Y. Choi, M. Y. Kim, S. K. Lim and T. S. Oh, "Flip Chip Process for RF Packages Using Joint Structures of Cu and Sn Bumps", J. Microelectron. Packag. Soc., 16(4), 67 (2009).