Smart Structures and Systems

  • 제14권6호
  • /
  • Pages.1131-1150
  • /
  • 2014
  • /
  • 1738-1584(pISSN)
  • /
  • 1738-1991(eISSN)
테크노프레스 (Techno-Press)
권호 표지
DOI QR코드

DOI QR Code

Logic circuit design for high-speed computing of dynamic response in real-time hybrid simulation using FPGA-based system

  • Igarashi, Akira (Disaster Prevention Research Institute, Kyoto University)
  • 투고 : 2014.03.30
  • 심사 : 2014.08.02
  • 발행 : 2014.12.25
⟨ 이전 논문 다음 논문 ⟩

초록

One of the issues in extending the range of applicable problems of real-time hybrid simulation is the computation speed of the simulator when large-scale computational models with a large number of DOF are used. In this study, functionality of real-time dynamic simulation of MDOF systems is achieved by creating a logic circuit that performs the step-by-step numerical time integration of the equations of motion of the system. The designed logic circuit can be implemented to an FPGA-based system; FPGA (Field Programmable Gate Array) allows large-scale parallel computing by implementing a number of arithmetic operators within the device. The operator splitting method is used as the numerical time integration scheme. The logic circuit consists of blocks of circuits that perform numerical arithmetic operations that appear in the integration scheme, including addition and multiplication of floating-point numbers, registers to store the intermediate data, and data busses connecting these elements to transmit various information including the floating-point numerical data among them. Case study on several types of linear and nonlinear MDOF system models shows that use of resource sharing in logic synthesis is crucial for effective application of FPGA to real-time dynamic simulation of structural response with time step interval of 1 ms.

키워드

과제정보

연구 과제 주관 기관 : Japan Society of Promotion of Science

참고문헌

  1. Altera Co. (2007), Cyclone II Device Handbook,Vol.1.
  2. Altera Co. (2009), Stratix IV Device Handbook, Vol.1.
  3. Bensaali, F., Amira, A. and Sotudeh, R. (2007), "Floating-point matrix product on FPGA", Proceedings of the 2007 IEEE/ACS International Conference on Computer Systems and Applications (AICCSA 2007), Amman, Jordan, May.
  4. Cui, W. and Pham, C.K. (2003), "Implementation of a hardware for matrix calculation on FPGA", IEICE Technical report, 103(406), 1-4.
  5. Hadjis, S., Canis, A., Anderson, J.H., Choi, J., Nam, K. Brown, S. and Czajkowski, T. (2012), "Impact of FPGA architecture on resource sharing in high-level synthesis", Proceedings of the 20th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp.111-114, Monterey, US, February.
  6. MathWorks (2012), "HDL Coder", http://www.mathworks.com/products/hdl-coder/
  7. Nakasato, N. and Hamada, T. (2006), "Acceleration of astrophysical simulations using a FPGA board (special purpose system)", Inform. Proc. Soc. Japan, 47(SIG 7), 162-173 (in Japanese).
  8. Onouchi, M., Saito, K., Fujishima, M. and Hoh, K. (2003), "Quantum computing emulator using FPGA", IEICE Technical Report, 102(611), 67-72.
  9. Saouma, V., Kang, D. and Haussman, G. (2012), "A computational finite-element program for hybrid simulation", Earthq. Eng. Struct. D., 41(3), 375-389. https://doi.org/10.1002/eqe.1134
  10. Saouma, V., Haussmann, G., Kang, D. and Ghannoum, W. (2013), "Real time hybrid simulation of a non ductile reinforced concrete frame", J. Struct. Eng. - ASCE, DOI: 10.1061/(ASCE)ST.1943-541X.00008
  11. Shafer, B.C., Kingley, S.F. and Chan, A.H.C. (2002), "Implementation of the discrete element method using reconfigurable computing (FPGAS)", Proceedings of the 15th ASCE Engineering Mechanics Conference (EM2002), New York, USA, June.
  12. Shao, X., Reinhorn, A. and Sivaselvan, M. (2011), "Real-time hybrid simulation using shake tables and dynamic actuators", J. Struct. Eng. - ASCE, 137(7), 748-760. https://doi.org/10.1061/(ASCE)ST.1943-541X.0000314

피인용 문헌

  1. Experimental and analytical studies of seismic response of highway bridges isolated by rate-dependent rubber bearings vol.150, 2017, https://doi.org/10.1016/j.engstruct.2017.06.020
  2. Real-time hybrid simulation based on vector form intrinsic finite element and field programmable gate array pp.15452255, 2018, https://doi.org/10.1002/stc.2277