References
- S.C. Johnson, "Flip-Chip Packaging Becomes Competitive," Semiconductor Int., May 2009.
- M. Gerber et al, "Next Generation Fine Pitch Cu Pillar Technology - Enabling Next Generation Silicon Nodes," Proc. Electron. Compon. Technol. Conf., 2011, pp. 612-618.
- R. Agarwal et al, "Cu/Sn Microbumps Interconnect for 3D TSV Chip Stacking," Proc. Electron. Compon. Technol. Conf., 2010, pp. 858-863.
- K.-S. Choi et al., "Novel Maskless Bumping for 3D Integration," ETRI J., vol. 32, no. 2, Apr. 2010, pp. 342-344. https://doi.org/10.4218/etrij.10.0209.0396
- K.-S. Choi et al., "Novel Bumping Material for Solder-on-Pad Technology," ETRI J., vol. 33, no. 4, Aug. 2011, pp. 637-640. https://doi.org/10.4218/etrij.11.0210.0298
- K.-J. Sung et al, "Novel Bumping and Underfill Technologies for 3D IC Integration," ETRI J., vol. 34, no. 5, Oct. 2012, pp. 706-712. https://doi.org/10.4218/etrij.12.0112.0104
- Y.-S. Eom et al., "Characterization of Polymer Matrix and Low Melting Point Solder for Anisotropic Conductive Film," Microelectron. Eng., vol. 85, 2008, pp. 327-331. https://doi.org/10.1016/j.mee.2007.07.005
- Y.-S. Eom et al., "Electrical Interconnection with a Smart ACA Composed of Fluxing Polymer and Solder Powder," ETRI J., vol. 32, no. 3, June 2010, pp. 414-421. https://doi.org/10.4218/etrij.10.0109.0400
- Solder Paste Task Group (5-22b) of IPC, "J-STD-005: Requirements for Soldering Pastes," IPC standardization document, Jan. 1995.
Cited by
- Optimization of Material and Process for Fine Pitch LVSoP Technology vol.35, pp.4, 2013, https://doi.org/10.4218/etrij.13.1912.0007
- Fine-Pitch Solder on Pad Process for Microbump Interconnection vol.35, pp.6, 2013, https://doi.org/10.4218/etrij.13.0213.0284
- Maskless Screen Printing Process using Solder Bump Maker (SBM) for Low-cost, Fine-pitch Solder-on-Pad (SoP) Technology vol.20, pp.4, 2013, https://doi.org/10.6117/kmeps.2013.20.4.065
- Characterization of Fluxing and Hybrid Underfills with Micro-encapsulated Catalyst for Long Pot Life vol.36, pp.3, 2013, https://doi.org/10.4218/etrij.14.0113.0570
- Characterization and Estimation of Solder-on-Pad Process for Fine-Pitch Applications vol.4, pp.10, 2013, https://doi.org/10.1109/tcpmt.2014.2354049
- HV-SoP Technology for Maskless Fine-Pitch Bumping Process vol.37, pp.3, 2013, https://doi.org/10.4218/etrij.15.0114.0578
- Interconnection Technology Based on InSn Solder for Flexible Display Applications vol.37, pp.2, 2013, https://doi.org/10.4218/etrij.15.0114.0167
- Novel Low-Volume Solder-on-Pad Process for Fine Pitch Cu Pillar Bump Interconnection vol.22, pp.2, 2013, https://doi.org/10.6117/kmeps.2015.22.2.055
- Characterization of transmission lines with through-silicon-vias and bump joints on high-resistivity Si interposers for RF three-dimensional modules vol.55, pp.6, 2016, https://doi.org/10.7567/jjap.55.06jc01
- A review of soft errors and the low α-solder bumping process in 3-D packaging technology vol.53, pp.1, 2018, https://doi.org/10.1007/s10853-017-1421-y