References
- R. Micheloni, L. Crippa, and A. Marelli, "Inside NAND Flash Memories," Springer, 2010.
- R. Bez et al., "Introduction to Flash Memory," Proc. IEEE, vol. 91, no. 4, Apr. 2003, pp. 489-502. https://doi.org/10.1109/JPROC.2003.811702
- T.-H. Chen et al., "An Adaptive-Rate Error Correction Scheme for NAND Flash Memory," 27th IEEE VLSI Test Symp., May 2009, pp. 53-58.
- H. Lee and E. Kim, "A Symbiotic Evolutionary Design of Error-Correcting Code with Minimal Power Consumption," ETRI J., vol. 30, no. 6, Dec. 2008.
- R.L. Galbraith and N.N. Heise, Method and Apparatus for Randomizing Data in a Direct Access Storage Device, USA Patent 4,993,029, Feb. 12, 1991.
- W. Lee, J. Kim, and B. Yu, Soild State Disk and Input/Output Method, USA Patent 2009/0300372, 2009.
- K. Park et al., "A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories," IEEE J. Solid-State Circuits, Apr. 2008, pp. 919-928.
- K.-D Suh et al., "A 3.3 V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," ISSCC Tech. Dig., 1995, pp. 128-129.
- C. Lee et al., "A 32-Gb MLC NAND-Flash Memory with Vth Endurance-Enhancing Schemes in 32nm CMOS," J. Solid-State Circuits, vol. 46, no. 1, Jan. 2011, pp. 97-106. https://doi.org/10.1109/JSSC.2010.2084450
- H. Shiga and S. Fujimura, Nonvolatile Semiconductor Memory and Data Reading Method, USA Patent US2008/0239805, Oct. 2, 2008.
- J. Cha, I. Kim, and S. Kang, "New Fault Detection Algorithm for Multi-level Cell Flash Memories," Asian Test Symp. (ATS), Nov. 2011, pp. 341-356.
Cited by
- Neighbor-cell assisted error correction for MLC NAND flash memories vol.42, pp.1, 2013, https://doi.org/10.1145/2637364.2591994
- A New Accelerated Endurance Test for Terabit NAND Flash Memory Using Interference Effect vol.28, pp.3, 2013, https://doi.org/10.1109/tsm.2015.2429211
- 0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization vol.51, pp.6, 2013, https://doi.org/10.1109/jssc.2016.2540799
- Low Cost Endurance Test-pattern Generation for Multi-level Cell Flash Memory vol.17, pp.1, 2017, https://doi.org/10.5573/jsts.2017.17.1.147
- Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives vol.105, pp.9, 2013, https://doi.org/10.1109/jproc.2017.2713127
- Cosmos+ OpenSSD : Rapid Prototype for Flash Storage Systems vol.16, pp.3, 2020, https://doi.org/10.1145/3385073
- A Scalable Bidimensional Randomization Scheme for TLC 3D NAND Flash Memories vol.12, pp.7, 2013, https://doi.org/10.3390/mi12070759