참고문헌
- Xicheng Jiang and Mau-Chung Frank Chang, "A 1- GHz Signal Bandwidth 6-bit CMOS ADC With Power- Efficient Averaging," IEEE Journal of Solid-State Circuits, Vol. 40, No. 2, pp. 532-535, Feb. 2005. https://doi.org/10.1109/JSSC.2004.841033
- Simon M. Louwsma, A. J. M. van Tuijl, et al., "A 1.35GS/s, 10b, 175mW Time-Interleaved AD Converter in 0.13um CMOS" IEEE Journal of Solid-State Circuits, Vol 43, No. 4, pp. 778-786, April. 2008. https://doi.org/10.1109/JSSC.2008.917427
- Klaas Bult and Aaron Buchwald, "An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2", IEEE Journal of Solid-State Circuits, Vol. 32, No. 12, pp. 1887-1895 Dec. 1997. https://doi.org/10.1109/4.643647
- Alireza Razzaghi, Sai-Wang Tam, et al., "A singlechannel 10b 1GS/s ADC with 1-cycle Latency using Pipelined Cascaded Folding" IEEE Bipolar/BiCMOS circuits and Technology Meeting, pp. 265-268, Oct. 2008.
- Robert C. Taft, Chris A. Menkus, et al., "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC With 7.26 ENOB at Nyquist Frequency", IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, pp. 2107-2115, Dec. 2004. https://doi.org/10.1109/JSSC.2004.836242
- Joongwon Jun, Daeyun Kim, et al., "A 10-b 500 MS/s CMOS Folding A/D Converter with a Hybrid Calibration and a Novel Digital Error Correction Logic", Journal of Semiconductor Technology and Science, Vol. 12, No.1, pp.1-9, March. 2012. https://doi.org/10.5573/JSTS.2012.12.1.1
- Myung-Jun Choe, Band-Sup Song, et al., "An 8-b 100-MSample/s CMOS Pipelined Folding ADC," IEEE Journal of Solid-State Circuits, Vol. 36, No. 2, pp. 184-194, Feb. 2001. https://doi.org/10.1109/4.902759
- Zheng-Yu Wang, Hui Pan, et al., "A 600MSPS 8- bit Folding ADC in 0.18um CMOS," IEEE Symposium on VLSI Circuit Dig. Tech. Papaers, pp. 424-427, June. 2004.
- Kiyoshi Makigawa, Koichi Ono, et al., "A 7bit 800Msps 120mW folding and Interpolation ADC Using a Mixed-Averaging Schme," IEEE Symposium on VLSI Circuit Dig. Tech. Papaers, pp. 138-139, June. 2006.
- Daeyun Kim and Minkyu Song, "A 65nm 1.2V 7- bit 1GSPS Folding-Interpolation A/D Converter with a Digitally Self-Calibrated Vector Generator", IEICE Transactions on Electronics, Vol. E94-C, No.7, pp.1199-1205, July. 2011. https://doi.org/10.1587/transele.E94.C.1199
- Chun-Ying Chen, Michael Q. Le et al., "A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration," IEEE Journal of Solid-State Circuits, Vol.44, No. 4, pp. 1041-1046, April. 2009. https://doi.org/10.1109/JSSC.2009.2014701
- Robert C. Taft, Pier Andrea Francese, et al., "A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified- Folding- Interpolating ADC With 9.1 ENOB at Nyquist Frequency," IEEE Journal of Solid-State Circuits, Vol. 44, No. 12, pp. 2107-2115, Dec. 2009.
- Mingshuo Wang, Tao Lin, et al., "A 1.2 V 1.0-GS/s 8-bit Voltage-Buffer-Free Folding and interpolating ADC," IEEE International Midwest Symposium on Circuits and Systems, pp. 274-277, Aug. 2012.
- Hairong Yu and Mau-Chung Frank Chang, " A 1-V 1.25-GS/S 8-Bit Self-Calibrated Flash ADC in 90- nm Digital CMOS," IEEE Transactions on Circuits and Systems II : Express Briefs, Vol. 55, No.7, pp. 668-672, July. 2008. https://doi.org/10.1109/TCSII.2008.921596
피인용 문헌
- A 45 nm 9-bit 1 GS/s High Precision CMOS Folding A/D Converter with an Odd Number of Folding Blocks vol.14, pp.4, 2014, https://doi.org/10.5573/JSTS.2014.14.4.376