References
- H. Chen, Q. Wu, Z. Ciao, and H. Wan, "A pipelined memory-efficient architecture for ultra-long variable size FFT processors," in Proceedings of International Conference on Computer Science and Informmation, pp. 357-316, 2008.
- S.-Y. Lin, C.-L. Wey, and M.-D. Shieh, "Low-cost FFT Processor for DVB-T2 Applications," IEEE Transactions on. Consumer Electronics, vol. 56, no. 4, pp. 2072-2079, 2010. https://doi.org/10.1109/TCE.2010.5681074
- M. Turrillas, A. Cortes, I. Velez, J. F. Sevillano, and A. Irizar, "An FFT core for DVB-T2 receivers," in Proceedings of International Conference on Electronics, Circuits and Systems, pp. 120-123, 2008.
- S. He and M. Torkelson, "A new approach to pipeline {FFT} processor," in Proceedings of International Parallel Processing Symposium, pp. 766-770, 1996.
- S. He and M. Torkelson, "Design and implementation of a 1024-point pipeline FFT processor," in Proceedings of IEEE Custom Integrated Circuits Conference, pp. 131-134, 1998.
- S. He and M. Torkelson, "Designing Pipeline FFT Processor for OFDM (de)Modulation," in Proceedings of IEEE International Symposium on Signals, Systems, and Electronics, pp. 257-262, 1998.
-
A. Cortes, I. Velez, and J. F. Sevillano, "Radix
$r^{k}$ FFTs: matricial representation and SDC/SDF pipeline implementation," IEEE Transactions on Signal Processing, vol. 57, no. 7, pp. 2824-2839, 2009. https://doi.org/10.1109/TSP.2009.2016276 - J. W. Cooley and J. W. Tukey, "An algorithm for machine computation of complex Fourier series," Math. Comp., vol. 19, pp. 297-301, 1965. https://doi.org/10.1090/S0025-5718-1965-0178586-1
- M. Hasan and T. Arslan, "Scheme for reducing size of coefficient memory in FFT processor," Electronics Letters, vol. 38, no. 4, pp. 163-164, 2002. https://doi.org/10.1049/el:20020117