마이크로전자및패키징학회지 (Journal of the Microelectronics and Packaging Society)

  • 제20권2호
  • /
  • Pages.33-38
  • /
  • 2013
  • /
  • 1226-9360(pISSN)
  • /
  • 2287-7525(eISSN)
한국마이크로전자및패키징학회 (The Korean Microelectronics and Packaging Society)
권호 표지
DOI QR코드

DOI QR Code

Study on the Nonlinear Characteristic Effects of Dielectric on Warpage of Flip Chip BGA Substrate

  • Cho, Seunghyun (Department of Mechanical engineering, Dongyang Mirae University)
  • 투고 : 2012.12.12
  • 심사 : 2013.06.19
  • 발행 : 2013.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this study, both a finite element analysis and an experimental analysis are executed to investigate the mechanical characteristics of dielectric material effects on warpage. Also, viscoelastic material properties are measured by DMA and are considered in warpage simulation. A finite element analysis is done by using both thermal elastic analysis and a thermo-viscoelastic analysis to predict the nonlinear effects. For experimental study, specimens warpage of non-symmetric structure with body size of $22.5{\times}22.5$ mm, $37.5{\times}37.5$ mm and $42.5{\times}42.5$ mm are measured under the reflow temperature condition. From the analysis results, experimental warpage is not similar to FEA results using thermal elastic analysis but similar to FEA results using thermo-viscoelastic analysis. Also, its effect on substrate warpage is increased as core thickness is decreased and body size is getting larger. These FEA and the experimental results show that the nonlinear characteristics of dielectric material play an important role on substrate warpage. Therefore, it is strongly recommended that non-linear behavior characteristics of a dielectric material should be considered to control warpage of FCBGA substrate under conditions of geometry, structure and manufacturing process and so on.

키워드

참고문헌

  1. Ming-Yi Tsai, C.H.Jeter and T.Otto Wang, "Investigation of Thermomechanical Behaviors of Flip Chip BGA Packages During Manufacturing Process and Thermal Cycling", IEEE Transactions on Components and Packaging Technologies., 27(3), 568 (2004). https://doi.org/10.1109/TCAPT.2004.831817
  2. Tadanori Shimoto, Katsumi Kikuchi, Kazuhiro Baba et al.., "High-performance FCBGA based on multi-layer thin-substrate packaging technology", Microelectron Reliab. 44(3), 515 (2004). https://doi.org/10.1016/S0026-2714(03)00164-1
  3. B. Wang, X. Sun, Q. S. Fan and Y. Yin. "Numerical simulation of interface delamination in electronic packaging", Inter Society Conference on Thermal Phenomena. 400 (2000).
  4. Elva Lin, David Chang, Don-Son Jiang, Y. P. Wang and C. S. Hsiao, "Advantage and challenge of coreless Flip-chip BGA Microsystems", IMPACT . 346 (2007).
  5. Chiu Christine, Chang K. C., Wang Jones, Lee C. H, Shen Kedy and Wang Leonardo, "Challenges of thin core substrate Flip Chip package on advanced Si Nodes", ECTC '07. Proceedings. 57th. 22 (2007).
  6. Robert Sung, Kevin Chiang, Y. P. Wang and C. S. Hsiao, "Comparative analysis of electrical Performance on coreless and standard Flip-Chip Substrate", ECTC '07. Proceedings. 57th, 1921 (2007).
  7. Seunghyun Cho, Soonjin Cho and Joseph Y. Lee, "Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM", Microelectron Reliab, 48, 300 (2008). https://doi.org/10.1016/j.microrel.2007.06.001
  8. Masazumi Amagai, "Characterization of chip scale package materials", Microelectron reliab, 39, 1365 (1999). https://doi.org/10.1016/S0026-2714(99)00059-1
  9. John H. Lau and W. -W. Ricky Lee, "Effects of Build-Up Printed Circuit Board Thickness in the Solder Joint Reliability of a Wafer Level Chip Scale Package(WLCSP)", Transaction on Components and Packaging Technologies, 25(1), 3 (2002). https://doi.org/10.1109/6144.991169
  10. Man-Lung Sham, Jang-Kyo Kim and Joo-Hyuk Park, "Numerical analysis of plastic encapsulated electronic package reliability: Viscoelastic properties of underfill resin", Computational Materials Science, 40, 81 (2007). https://doi.org/10.1016/j.commatsci.2006.11.004
  11. Masazumi Amagai, "Characterization of chip scale package materials", Microelectron reliab, 39, 1365 (1999). https://doi.org/10.1016/S0026-2714(99)00059-1
  12. Xiong, Z. and Tay A. A. O., "Modeling of viscoelastic effects on interfacial delamination in IC packages", ECTC '00. Proceedings. 50th, 1326 (2000).
  13. Y. K. Kim, "Viscoelastic Effect of FR-4 Material on Packaging Stress Development", IEEE Transactions on Advanced Packaging, 30(3), 411 (2007).
  14. Mauro Zarrelli, Ivana K. Partridge and A. D. Amore, "Warpage induced in bi-material specimens : Coefficient of thermal expansion, chemical shringkage and viscoelastic modulus evolution during cure", Composites: Part A, 37, 565 (2006). https://doi.org/10.1016/j.compositesa.2005.05.012
  15. MSC. Marc User's Manual. MSC.software corporation. (2005).
  16. IPC-TM-650 test methods by the manual(Number 2.4.24.4).
  17. F. Tanaka and S. F. Edwards, "Viscoelastic properties of physically crosslinked networks (part II) : Dynamic moduli, J. Non-Newt", Fluid Mech, 43(1-2), 273 (1992).