Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design Approach with Higher Levels of Abstraction: Implementing Heterogeneous Multiplication Server Farms

  • Moon, Sangook (Department of Electronic Engineering, Mokwon University)
  • Received : 2012.11.06
  • Accepted : 2013.04.01
  • Published : 2013.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

In order to reuse a register transfer level (RTL)-based IP block, it takes another architectural exploration in which the RTL will be put, and it also takes virtual platforms to develop the driver and applications software. Due to the increasing demands of new technology, the hardware and software complexity of organizing embedded systems is growing rapidly. Accordingly, the traditional design methodology cannot stand up forever to designing complex devices. In this paper, I introduce an electronic system level (ESL)-based approach to designing complex hardware with a derivative of SystemVerilog. I adopted the concept of reuse with higher levels of abstraction of the ESL language than traditional HDLs to design multiplication server farms. Using the concept of ESL, I successfully implemented server farms as well as a test bench in one simulation environment. It would have cost a number of Verilog/C simulations if I had followed the traditional way, which would have required much more time and effort.

Keywords

References

  1. Bluespec System Verilog Reference Guide, Revision 2012 [Internet], Available: http://www.bluespec.com.
  2. S. Moon, "System Verilog-based approach of a design of multiplication server farms," in Proceedings of the 4th International Conference on Ubiquitous and Future Networks, Phuket, Thailand, pp. 478-479, 2012.
  3. S. Moon, "Design of an FPGA-based IP using SPARTAN-3E embedded system," Journal of Maritime Information and Communication Sciences, vol. 9, no. 4, pp. 428-430, 2011. https://doi.org/10.6109/jicce.2011.9.4.428
  4. S. Moon, B. Moon, and Y. Lee, "Design of a full-custom 17b*17b multiplier and its efficient test methodology," Journal of Korea Information and Communication Society, vol. 26, no. 3B, pp. 362-368, 2001.
  5. M. Lipovaca, Learn You A Haskell for Great Good: A Beginner's Guide. San Francisco, CA: No Starch Press, 2011.
  6. Wikipedia, Guarded command language [Internet], Available: http://en.wikipedia.org/wiki/Guarded_Command_Language.
  7. Wikipedia, Hoare logic [Internet], Available: http://en.wikipedia.org /wiki/Hoare_logic.
  8. N. Dave, "Designing a reorder buffer in Bluespec," in Proceedings of the 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design, San Diego: CA, pp. 93-102, 2004.
  9. S. S. Keller, NIST-recommended random number generator based on ANSI X9.31 appendix A.2.4 using the 3-key triple DES and AES algorithms [Internet], Available: http://csrc.nist.gov/groups/STM/cavp/documents/rng/931rngext.pdf.
  10. S. Drimer, T. Guneysu, and C. Parr, "DSPs, BRAMs, and a pinch of logic: extended recipes for AES on FPGAs," ACM Transactions on Reconfigurable Technology and Systems, vol. 3, no. 1, article no. 3, 2010.