Journal of Korea Society of Digital Industry and Information Management (디지털산업정보학회논문지)

Korea Society of Digital Industry and Information Management (디지털산업정보학회)
권호 표지

High-Speed Generation Technique of Digital holographic Contents based on GPGPU

GPGPU기반의 디지털 홀로그램 콘텐츠의 고속 생성 기법

  • Published : 2013.03.30
⟨ Previous Next ⟩

Abstract

Recently the attention on digital hologram that is regarded as to be the final goal of the 3-dimensional video technology has been increased. Digital hologram is calculated by modeling the interference phenomenon between an object wave and a reference wave. The modeling for digital holograms is called by computer generated hologram (CGH) Generally, CGH requires a very large amount of calculation. So if holograms are generated in real time, high-speed method should be needed. In this paper, we analyzed CGH equation, optimized it for mapping general purpose graphic processing unit (GPGPU), and proposed a optimized CGH calculation technique for GPGPU by resource allocation and various experiments which include block size changing, memory selection, and hologram tiling. The implemented results showed that a digital hologram that has $1,024{\times}1,024$ resolution can be generated during approximately 24ms, using 1K point clouds. In the experiment, we used two GTX 580 GPGPU of nVidia Inc.

Keywords

References

  1. T. Motoki, H. Isono, and I. Yuyama, "Present Status of Three-Dimensional Television Research," Proc. IEEE 83(7), July, 1995, pp.1009-1021. https://doi.org/10.1109/5.390119
  2. T. Ito, N. Masuda, K. Yoshimura, A. Shiraki, T. Shimobaba, and T. Sugie, "Special-Purpose computer HORN-5 for a real-time electroholography," Optics Express, Vol. 13, No. 6, March 2005.
  3. Y. Ichihashi, H. Nakayama, T. Ito, N, Masuda, T. Shimobaba, A, Shiraki, and T. Sugie, "HORN-6 special-purpose clustered computing system for electroholography," Optics Express, vol. 17, no. 16, Aug, 2009, pp.13895-13903. https://doi.org/10.1364/OE.17.013895
  4. Y. -H. Seo, H. -J. Choi, J. -S. Yoo, and D. -W. Kim, "An architecture of a high-speed digital hologram generator based on FPGA," Journal of Systems Architecture, Vol. 56, Dec. 2009 pp.27-37.
  5. Y. -H. Seo, H. -J. Choi, J. -S. Yoo, and D. -W. Kim, "A New Parallelizing Algorithm and Cell-based Hardware Architecture for High-speed Generation of Digital Hologram," Journal of Systems Architecture, Vol. 16, Jan. 2011, pp.54-63.
  6. Y. -H. Lee, Y. -H. Seo, J. -S. Yoo, and D. -W. Kim, "Hardware architecture of highperformance digital hologram generator on the basis of a pixel-by-pixel calculation scheme," Applied Optices, Vol. 51, June. 2012, pp.4003-4012. https://doi.org/10.1364/AO.51.004003
  7. N. Masuda, T. Ito, T. Tanaka, A. Shiraki, and T. Sugie, "Computer generated holography using a graphics processing unit," Optics Express, Vol. 14, No. 2, Jan. 2006.
  8. L. Ahrenberg, P. Benzie, M. Magnor, and J. Watson, "Computer generated holography using parallel commodity graphics hardware," Optics Express, Vol. 14, No. 17, August 2006.
  9. Y. Pan, X. Xu, S. Solanki, X. Liang, R. Bin, A. Tanjung, C. Tan, and T. -C. Chong, "Fast CGH computation using S-LUT on GPU," Optics Express, vol. 17, No. 21, Oct. 2009, pp.18543-18555. https://doi.org/10.1364/OE.17.018543
  10. Y. -Z. Liu, J. -W. Dong, Y. -Y. Pu, B. -C. Chen, H. -X. He, and H. -Z. Wang, "High-speed full analytical holographic computations for true-life scenes," Optics Express, vol. 18, no. 4, Feb. 2010, pp.3345-3351. https://doi.org/10.1364/OE.18.003345
  11. T. Shimobaba, T. Ito, N, Masuda, Y, Ichihashi, and N. Takada, "Fast calculation of computer-generated-hologram on AMD HD5000 series GPU and OpenCL," Optics Express, vol. 18, no. 10, May. 2010, pp.9955-9960. https://doi.org/10.1364/OE.18.009955
  12. J. S. Song, J. S. Park, Y. H. Seo, J. I. Park "Fast Generation of Digital Hologram Based on Multi-GPU," Journal of Korean Society of Broadcast Engineers, Vol. 16, no. 6, Nov. 2011, pp.1009-1017.
  13. Kirk, David, "Programming Massively Parallel Processor 1'st Edition," Elsevier, 2010.
  14. NVidia Website http://www.nvidia.com
  15. 이승학, 김경혼, 안치영, 최승원, "GPU를 이용한 SDR 시스템용 LTE MIMO 기지국 기능 구현," 디지털산업정보학회 논문지, 제8권, 제4호, 2012, pp. 91-98.
  16. 김태현, 이현석, 최승원, "SDR 시스템에서 GPU를 사용한 Lattice Reduction-aided 검출기 구현," 디지털산업정보학회 논문지, 제7권, 제3호, 2011, pp. 55-61.