JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Fractional-N Frequency Synthesis: Overview and Practical Aspects with FIR-Embedded Design

  • Rhee, Woogeun (Institute of Microelectronics, Tsinghua University) ;
  • Xu, Ni (Institute of Microelectronics, Tsinghua University) ;
  • Zhou, Bo (Institute of Microelectronics, Tsinghua University, Beijing, China and now with Beijing Institute of Technology) ;
  • Wang, Zhihua (Institute of Microelectronics, Tsinghua University)
  • Received : 2012.09.05
  • Accepted : 2012.12.06
  • Published : 2013.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper gives an overview of fractional-N phase-locked loops (PLLs) with practical design perspectives focusing on a ${\Delta}{\Sigma}$ modulation technique and a finite-impulse response (FIR) filtering method. Spur generation and nonlinearity issues in the ${\Delta}{\Sigma}$ fractional-N PLLs are discussed with simulation and hardware results. High-order ${\Delta}{\Sigma}$ modulation with FIR-embedded filtering is considered for low noise frequency generation. Also, various architectures of finite-modulo fractional-N PLLs are reviewed for alternative low cost design, and the FIR filtering technique is shown to be useful for spur reduction in the finite-modulo fractional-N PLL design.

Keywords

References

  1. G. C. Gillette, "The digiphase synthesizer," in Proceedings of 23rd Annual Frequency Control Symp., Apr. 1969, pp. 25-29.
  2. J. Gibbs and R. Temple, "Frequency domain yields its data to phase-locked synthesizer," Electronics, pp. 107-113, Apr. 1978.
  3. W. Rhee, "Design of low jitter 1-GHz phase-locked loops for digital clock generation," in Proc. IEEE ISCAS, May 1999, pp. 520-523.
  4. V. Reinhardt, "Spur reduction techniques in direct digital synthesizers," in Proc. of 47th Frequency Control Symp., Oct. 1993, pp. 230-241.
  5. M. Perrott, T. Tewksbury, and C. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. of Solid-State Circuits, vol. 32, pp. 2048-2060, Dec. 1997. https://doi.org/10.1109/4.643663
  6. S. Pamarti, L. Jansson, and I. Galton, "A wide-band 2.4GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, pp. 49-62, Jan. 2004. https://doi.org/10.1109/JSSC.2003.820858
  7. R. Staszewski, et al., "All-digital PLL and transmitter for mobile phones," IEEE J. of Solid- State Circuits, vol. 40, pp. 2469-2482, Dec. 2005. https://doi.org/10.1109/JSSC.2005.857417
  8. T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. of Solid-State Circuits, vol. 28, pp. 553-559, May 1993. https://doi.org/10.1109/4.229400
  9. B. Miller and R. Conley, "A multiple modulator fractional divider," IEEE Trans. on Instrumentation and Measurement, vol. 40, pp. 578-583, June 1991. https://doi.org/10.1109/19.87022
  10. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b thirdorder ${\Delta}-{\Sigma}$ modulator," IEEE J. Solid-State Circuits, vol. 35, pp. 1453-1460, Oct. 2000. https://doi.org/10.1109/4.871322
  11. W. Rhee, "Practical design aspects in fractional-N frequency synthesis," Analog Circuit Design, Edited by A. van Roermund, M. Steyaert, and J. Huijsing, Springer Publishers, pp. 3-26, 2003.
  12. B. De Muer and M. Steyaert, "On the analysis of ${\Delta}{\Sigma}$ fractional-N frequency synthesizers for highspectral purity," IEEE Trans. on Circuits and Systems II, vol. 50, pp. 784-793, Nov. 2003. https://doi.org/10.1109/TCSII.2003.819119
  13. H. Hedayati, B. Bakkaloglu, and W. Khalil, "Closed-loop nonlinear modeling of wideband${\Delta}{\Sigma}$fractional-N frequency synthesizers," IEEE Trans. Microw. Theory Tech., vol. 54, no. 10, pp. 3654-3663, Oct. 2006. https://doi.org/10.1109/TMTT.2006.882872
  14. P.-E. Su and S. Pamarti, "Fractional-N phaselocked-loop-based frequency synthesis: A tutorial," IEEE Trans. On Circuits and Systems II, vol. 56, no. 12, pp. 881-885, Dec. 2009. https://doi.org/10.1109/TCSII.2009.2035258
  15. M. H. Perrott et al., "A low area, switched-resistor based fractional-N synthesizer applied to a MEMSbased programmable oscillator," IEEE J. Solid- State Circuits, vol. 45, pp. 2566-2581, Dec. 2010. https://doi.org/10.1109/JSSC.2010.2076570
  16. J. P. Hein and J. W. Scott, "z-domain model for discrete-time PLL's," IEEE Trans. Circuits Syst., vol. 35, pp. 1393-1400, Nov. 1988. https://doi.org/10.1109/31.14463
  17. P. V. Brennan, P. M. Radmore, and D. Jiang, "Intermodulation-borne fractional-N frequency synthesizer spurious components," IEE Circuits and Systems, vol. 151, pp. 536-542, Dec. 2004.
  18. W. Rhee, K. Jenkins, J. Liobe, and H. Ainspan, "Experimental analysis of substrate noise effect on PLL performance," IEEE Trans. on Circuits and Systems II, vol. 55, pp. 638-642, July 2008. https://doi.org/10.1109/TCSII.2008.921582
  19. K. Wahee, R. B. Staszewski, F. Dulger, M. S. Ullah, S. D. Vamvakos, "Spurious-free time-to-digital conversion in an ADPLL using short dithering sequences," IEEE Trans. on Circuits and Systems I, vol. 58, pp. 2051-2060, Sept. 2011. https://doi.org/10.1109/TCSI.2011.2163981
  20. M. Gupta and B. Song, "A 1.8GHz spur cancelled fractional-N frequency synthesizer with LMSbased DAC gain calibration", IEEE J. Solid-State Circuits, vol. 41, pp. 2842-2851, Dec. 2006. https://doi.org/10.1109/JSSC.2006.884829
  21. S. E. Meninger and M. H. Perrott, "A 1MHz bandwidth 3.6GHz $0.18{\mu}m$ CMOS fractional-N synthesizer," IEEE J. of Solid-State Circuits, vol. 41, pp. 966-980, Apr. 2006. https://doi.org/10.1109/JSSC.2006.870894
  22. X. Yu, Y. Sun, W. Rhee, and Z. Wang, "An FIRembedded noise filtering method for ${\Delta}{\Sigma}$ fractional- N PLL clock generators," IEEE Journal of Solid-State Circuits, vol. 44, pp. 2426-2436, Sept. 2009. https://doi.org/10.1109/JSSC.2009.2021086
  23. X. Yu, Y. Sun, W. Rhee, H. Ahn, B. Park, and Z. Wang, "A ${\Delta}{\Sigma}$ fractional-N frequency synthesizer with customized noise shaping for WCDMA/HSDPA applications," IEEE J. of Solid- State Circuits, vol. 44, pp. 2193-2201, Aug. 2009. https://doi.org/10.1109/JSSC.2009.2022301
  24. X. Yu, et al., "A 65nm CMOS 3.6GHz fractional-N PLL with 5th-order delta-sigma modulation and weighted FIR Filtering," in Proc. IEEE A-SSCC, Nov. 2009, pp. 77-80.
  25. M. Kondoul, A. Matsuda, H. Yamazaki, and O. Kobayashi, "A $0.3mm^2$ 90-to-770MHz fractional-N synthesizer for a digital TV tuner," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 248-249.
  26. D.-W. Jee, Y. Suh, H.-J. Park, and J.-Y. Sim, "A 0.1-fref BW 1GHz fractional-N PLL with FIR embedded phase-interpolator-based noise filtering," in IEEE ISSCC Dig. Tech. Papers, Feb. 2011, pp. 94-95.
  27. I.-T. Lee, H.-Y. Lu, and S.-I. Liu, "A 6-GHz alldigital fractional-N frequency synthesizer using FIR-embedded noise filtering technique," IEEE Trans. on Circuits and Systems II, vol. 59, pp. 267-271, May 2012. https://doi.org/10.1109/TCSII.2012.2188474
  28. W. Rhee and A. Ali, "An on-chip phasecompensation technique in fractional-N frequency synthesis," in IEEE ISCAS Proc., vol. 3, May 1999, pp. 363-366.
  29. C.-H. Park, O. Kim, and B. Kim, "A 1.8-GHz selfcalibrated phase locked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 777-786, May 2001. https://doi.org/10.1109/4.918915
  30. S. Pamarti and S. Delshadpour, "A spur elimination technique for phase interpolation-based fractional- N PLLs," IEEE Trans. on Circuits Systems I, vol. 55, no. 6, pp. 1639-1647, Jul. 2008. https://doi.org/10.1109/TCSI.2008.916571
  31. L. Zhang, et al., "A hybrid spur compensation technique for finite-modulo fractional-N phaselocked loops," in IEEE J. of Solid-State Circuits, pp. 2922-2934, Nov. 2009.
  32. B. Chi, X. Yu, W. Rhee, and Z. Wang, "A fractional-N PLL for digital clock generation with an FIR-embedded frequency divider," in Proc.IEEE ISCAS, pp. 3051-3054, May 2007.
  33. B. Zhou, et al., "A 1Mb/s 3.2-4.4GHz reconfigurable FM-UWB transmitter in $0.18{\mu}m$ CMOS," in Proc. IEEE RFIC, June 2011, pp. 1-4.

Cited by

  1. Parametric Analysis of a Novel Architecture of Phase Locked Loop for Communication System vol.77, pp.2, 2014, https://doi.org/10.1007/s11277-013-1565-2
  2. A Single-Chip 32-Channel Analog Beamformer With 4-ns Delay Resolution and 768-ns Maximum Delay Range for Ultrasound Medical Imaging With a Linear Array Transducer vol.9, pp.1, 2015, https://doi.org/10.1109/TBCAS.2014.2325851
  3. Efficient and Reliable Small-Signal Estimate of Quantization Noise Contribution to Phase Noise in $\Delta \Sigma $ Fractional- $N$ PLL vol.64, pp.6, 2017, https://doi.org/10.1109/TCSI.2016.2645638
  4. A Design of 40GHz CMOS VCO (Voltage Controlled Oscillator) for High Speed Communication System vol.51, pp.3, 2014, https://doi.org/10.5573/ieie.2014.51.3.055
  5. Low ICI Symbol Boundary Alignment for 5G Numerology Design vol.6, pp.2169-3536, 2018, https://doi.org/10.1109/ACCESS.2017.2782830