DOI QR코드

DOI QR Code

Response Time Optimization of DVR for 3-Phase Phase-Controlled Rectifier

3상 위상제어 정류기를 위한 DVR의 반응시간 최적화

  • 박철우 (경북대학교 융합의료기기로봇연구소) ;
  • 정수경 (건국대학교 전자공학과) ;
  • 류지열 (부경대학교 정보통신공학과) ;
  • 이대섭 (영진전문대학 컴퓨터응용기계계열)
  • Received : 2012.10.15
  • Accepted : 2013.01.17
  • Published : 2013.03.01

Abstract

In this paper, we present optimization technique for the response time of DVR (Dynamic Voltage Restorer) and the possible compensation range of voltage dip by the DVR system. To protect 3-phase phase-controlled rectifier from voltage dip, DVR system needs to have optimum response time as an important design factor. Although the fast response time of DVR ensures wider range of voltage dip, DVR controller has so high cost and poor stability. This paper proposes DVR system with optimum response time required for certain intensity of voltage dips and good stability to support possible compensation range of voltage dip. Proposed technique showed optimum response time and good stability for overall system. We believe that proposed technique is reliable and useful in DVR design.

Keywords

References

  1. D. C. Oh, D. G. Lee, and J. H. Kim, "Generalized stability condition for descriptor systems," Journal of Institute of Control, Robotics and Systems (in Korean), vol. 18, no. 6, pp. 513-518, Jun. 2012. https://doi.org/10.5302/J.ICROS.2012.18.6.513
  2. S. M. Ryu, "An optimal scrubbing scheme for auto error detection & correction logic," Journal of Institute of Control, Robotics and Systems (in Korean), vol. 17, no. 11, pp. 1101-1105, Nov. 2011. https://doi.org/10.5302/J.ICROS.2011.17.11.1101
  3. A. Arora, K. Chan, T. Jauch, A. Kara, and E. Wirth, "Innovative system solutions for power quality enhancement," ABB Review, vol. 3, no. 3, pp. 4-12, Mar. 1998.
  4. M. H. J. Bollen, "Voltage sags: effects, mitigation and prediction," Power Engineering Journal, vol. 10, no. 6, pp. 129-135, Jun. 1996. https://doi.org/10.1049/pe:19960304
  5. C. Zhan, C. Fitzer, V. K. Ramachandaramurthy, A. Arulampalam, M. Barnes, and N. Jenkins, "Software phase-locked loop applied to dynamic voltage restorer (DVR)," IEEE Power Engineering Society Winter Meeting 2001, vol. 3, no. 1, pp. 1033-1038, Feb. 2001.
  6. S. S. Choi, B. H. Li, and D. M. Vilathgamuwa, "Design and analysis of the inverter-side filter used in the dynamic voltage restorer," IEEE Transactions on Power Delivery, vol. 17, no. 3, pp. 857-864, Jul. 2002.
  7. C. Fitzer, M. Barnes, and P. Green, "Voltage sag detection technique for a dynamic voltage restorer," IAS Annual Meeting, vol. 2, no. 1, pp. 917-924, Oct. 2002.
  8. M. Vilathgamuwa, A. A. D. Ranjith Perera, and S. S. Choi, "Performance improvement of the dynamic voltage restorer with closed-loop load voltage and current-mode control," IEEE Transactions on Power Electronics, vol. 17, no. 5, pp. 824-834, Sep. 2002. https://doi.org/10.1109/TPEL.2002.802189
  9. S. Polmai, T. Ise, and S. Kumagai, "Experiment on voltage sag compensation with minimum energy injection by use of a micro-SMES," IEEE PCC-Osaka 2002, vol. 2, no. 1, pp. 415-420, Apr. 2002.
  10. C. Becker, W. Braun Jr., K. Carrick, T. Diliberti, C. Grigg, J. Groesch, B. Hazen, T. Imel, D. Koval, D. Mueller, T. S. John, and L. E. Conrad, "Proposed chapter 9 for predicting voltage sags (dips) in revision to IEEE Std 493, the Gold Book," IEEE Transactions on Industry Applications, vol. 30, no. 3, pp. 805-821, May/Jun. 1994. https://doi.org/10.1109/28.293731
  11. E. W. Gunther and H. Mebta, "A survey of distribution system power quality-preliminary results," IEEE Transactions on Power Delivery, vol. 10, no. 1, pp. 322-329, Jan. 1995. https://doi.org/10.1109/61.368382