Journal of Korea Society of Industrial Information Systems (한국산업정보학회논문지)

Korea Society of Industrial Information Systems (한국산업정보학회)
권호 표지
DOI QR코드

DOI QR Code

Analysis of Electromigration in Nanoscale CMOS Circuits

  • Kim, Kyung Ki (Department of Electronic Engineering, Daegu University)
  • Received : 2013.01.22
  • Accepted : 2013.02.21
  • Published : 2013.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

As CMOS technology is scaled down more aggressively, the reliability mechanism (or aging effect) caused by the diffusion of metal atoms along the conductor in the direction of the electron flow, also called electromigration (EM), has become a major reliability concern. With the present of EM, it is difficult to control the current flows of the MOSFET device and interconnect. In addition, nanoscale CMOS circuits suffer from increased gate leakage current and power consumption. In this paper, the EM effects on current of the nanoscale CMOS circuits are analyzed. Finally, this paper introduces an on-chip current measurement method providing lifetime electromigration management which are designed using 45-nm CMOS predictive technology model.

Keywords

References

  1. C. Y. Park, J. H. Yeo, "A study on the characteristics of a rectifying circuit for wireless power transmission using a passive RAID system," Journal of the Korea Industrial Information System Society , V.16, No.4, pp. 1-7, 2011.
  2. C. Y. Park, "A CMOS Temperature Control Circuit for Direct Mounting of Quartz Crystal on a PLL Chip," Journal of the Korea Industrial Information System Society , V.12, No.2, pp. 79-84, 2007.
  3. A. B. Kahng, "Design challenges at 65nm and beyond," Proceeding of IEEE DATE Conference, pp.1-2, March 2007.
  4. Yeon-Bo Kim, Kyung Ki Kim,"The Impact of TDDB Failure on Nanoscale CMOS Digital Circuits", Journal of the Korea Industrial Information System Society, V. 17, No. 3, pp.27-34, July 2012. https://doi.org/10.9723/jksiis.2012.17.3.027
  5. C. Y. Park, "A CMOS Temperature Control Circuit for Direct Mounting of Quartz Crystal on a PLL Chip," Journal of the Korea Industrial Information System Society , V.12, No.2, pp. 79-84, 2007.
  6. A. B. Kahng, "Design challenges at 65nm and beyond," IEEE DATE, pp.1-2, March 2007.
  7. J. W. McPherson, "Reliability challenges for 45nm and beyond," IEEE Design Auto- mation Conference, pp. 176-181, July 2006.
  8. D. Rittman, "Nanometer Reliability," http://www.tayden.com/publications/Nanometer%2 0Reliabil-ity.pdf
  9. M. alam, K. Kang, B. C. Pau, K. Roy, "Reliability- and process-variation aware design of VLSI circuits," IEEE Physical and Failure Analysis of Integrated Circuits (IPFA'07), pp. 17-25, July 2007.
  10. D. Atienza, G. De Micheli, L. Benini, J. L. Ayala, et. al., "Reliability-aware design for nanometer-scale devices," IEEE ASPDAC '08, pp. 549-554, March 2008.
  11. S. Srinivasan, R. Krishnan, P. Mangalagiri, Y. Xie, V. Narayanan, M. J. Irwin, K. Sarpatwari, K, "Toward increasing FPGA lifetime," IEEE Trans. On Dependable and Secure Computing, Vol. 5, Issue 2, pp. 115-127, April-June 2008. https://doi.org/10.1109/TDSC.2007.70235

Cited by

  1. Design of a new adaptive circuit to compensate for aging effects of nanometer digital circuits vol.18, pp.6, 2013, https://doi.org/10.9723/jksiis.2013.18.6.025