References
- N. Dutt and K. Choi, "Configurable processor for embedded computing," IEEE Comp., vol. 36, no. 1, pp. 120-123, Jan. 2003.
- K. Choi and Y. Cho, "Recent trends in the SoC design methodology," Mag. of the Institute of Electronics Engineers of Korea (IEEK), vol. 30, no. 9, pp. 17-27, Sep. 2003.
- A. Fauth, M. Fredericks, and A. Knoll, "Generation of hardware machine models from instruction set descriptions," in Proc. IEEE Workshop VLSI Signal Proces., Veldhoven, Netherlands, Oct. 1993.
- A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr, "A novel methodology for the design of application-specific instruction- set processors (ASIPs) using a machine description language," IEEE Trans. CAD of Int. Circuits and Systems, vol. 20, no. 11, pp. 1338-1354, Nov. 2001. https://doi.org/10.1109/43.959863
- P. Mishra, A. Kejariwal, and N. Dutt, "Rapid exploration of pipelined processors through automatic generation of synthesizable RTL model," in Proc. IEEE Int. Workshop on Rapid Syst. Prototyping, pp. 226-232, San Diego, CA, Jun. 2003.
- M. Itoh, Y, TAKEUCHI, M. IMAI, and A. SHIOMI, "Synthesizable HDL generation for pipelined processors from a micro-operation description," IEICE Trans., vol. E83-A, no. 3, pp. 394-400, Mar. 2000.
- G. Hadjiyiannis, S. Hanono, and S. Devadas, "ISDL: an instruction set description language for retargetability," in Proc. Design Automation Conf. pp. 299-302, Anaheim, CA, Jun. 1997.
- J. Hennessy and D. Patterson, Computer Architecture : A Quantitative Approach, Morgan Kaufmann Publishers Inc, 1990.
- L. Nadav and W. Shlomo, "Low power branch prediction for embedded application processors," in Proc. Low Power Electronics and Design, pp. 67-72, Austin, Texas, Aug. 2010.
- T. Juan, S. Sanjeevan, and J. Navarro, "Dynamic history-length fitting: a third level of adaptivity for branch prediction," in Proc. Computer Architecture, pp. 155-166, Barcelona, Spain, Jul. 1998.
- J. Lee and A. Smith, "Branch prediction strategies and branch target buffer design," Computer, vol. 17, no. 1, pp. 6-22, Jan. 1984.
- H. Lee and S. Hwang, "Design of a high-level synthesis system for automatic generation of pipelined datapath," J. of The Institute of Electronics Engineers of Korea (IEEK), vol. 31-A, no. 4, pp. 53-67, Mar. 1994.
- J. Cho, Y. Yoo, and S. Hwang, "Construction of an automatic generation system of embedded processor cores," J. KICS, vol. 30, no. 6A, pp. 526-534, Jun. 2005.
- J. Dongarra, High Performance Computing: Technology, Methods and Applications, North-Holland, 1995.
- K. Kedzierski, M. Moreto, F. Cazorla, and M. Valero, "Adapting cache partitioning algorithms to pseudo-LRU replacement policies," in Proc. Parallel & Distributed Processing, pp. 1-12, Atlanta, GA, Apr. 2010.
- ARM, "ARM922T Technical Reference Manual (rev 0)," 2001.
- ARM, "ARM Architecture Reference Manual (rev 0)," 2005.