References
- P.G. Emma and E. Kursun, "Is 3D Chip Technology the Next Growth Engine for Performance Improvement?" IBM J. Res., Dev., vol. 52, no. 6, Nov. 2008, pp. 541-552. https://doi.org/10.1147/JRD.2008.5388561
- P. Ramm et al., "3D Integration Technology: Status and Application Development," Proc. ESSCIRC, Sept. 2010, pp. 9-16.
- J.H. Lau, "Evolution and Outlook of TSV and 3D IC/Si Integration," Proc. Electron. Packag. Technol. Conf., Dec. 2010, pp. 560-570.
- B. Dang et al., "3D Chip Stacking with C4 Technology," IBM J. Res. Dev., vol. 52, no. 6, Nov. 2008, pp. 599-609. https://doi.org/10.1147/JRD.2008.5388560
- K. Sakuma et al., "3D Chip-Stacking Technology with Through-Silicon Vias and Low-Volume Lead-Free Interconnections," IBM J. Res. Dev., vol. 52, no. 6, Nov. 2008, pp. 611-622. https://doi.org/10.1147/JRD.2008.5388567
- J. Hwang et al., "Fine Pitch Chip Interconnection Technology for 3D Integration," Proc. Electron. Compon. Technol. Conf., June 2010, pp. 1399-1403.
- J.U. Knickerbocker et al., "3D Silicon Integration," Proc. Electron. Compon. Technol. Conf., May 2008, pp. 538-543.
- R. Agarwal et al., "Cu/Sn Microbumps Interconnect for 3D TSV Chip Stacking," Proc. Electron. Compon. Technol. Conf., June 2010, pp. 858-863.
- R. Lathrop, "Semiconductor Packaging Solutions Utilizing Fine Powder Solder Paste," Proc. Int. Wafer-Level Packag. Conf., 2008, pp. 129-136.
- M. Gerber, "Next Generation Fine Pitch Cu Pillar Technology-Enabling Next Generation Silicon Nodes," Proc. Electron. Compon. Technol. Conf., May 2011, pp. 612-618.
- K.-S. Choi et al., "Novel Maskless Bumping for 3D Integration," ETRI J., vol. 32, no. 2, Apr. 2010, pp. 342-344. https://doi.org/10.4218/etrij.10.0209.0396
- K.-S. Choi et al., "Novel Bumping Material for Solder-on-Pad Technology," ETRI J., vol. 33, no. 4, Aug. 2011, pp. 637-640. https://doi.org/10.4218/etrij.11.0210.0298
- K. Sakuma et al., "Fluxless Bonding for Fine-Pitch and Low-Volume Solder 3-D Interconnections," Proc. Electron. Compon. Technol. Conf., May 2011, pp. 7-13.
- Z.-Q. Zhang, S.H. Shi, and C.P. Wong, "Development of No-Flow Underfill Materials for Lead-Free Solder Bumped Flip-Chip Applications." IEEE Trans. Compon. Packag. Technol., vol. 24, no. 1, 2001, pp. 59-66. https://doi.org/10.1109/6144.910803
- J. -W. Nah et al., "Development of Wafer Level Underfill Materails and Assembly Processes for Fine Pitch Pb-Free Solder Flip Chip Packaging," Proc. Electron. Compon. Technol. Conf., May 2011, pp. 1015-1022.
- S. Katsurayama et al., "High Performance Wafer Level Underfill Material with High Filler Loading," Proc. Electron. Compon. Technol. Conf., May 2011, pp. 370-374.
- M. Lee et al., "Study of Interconnection Process for Fine Pitch Flip Chip," Proc. Electron. Compon. Technol. Conf., May 2009, pp. 720-723.
- Y.-S. Eom et al., "Characterization of Polymer Matrix and Low Melting Point Solder for Anisotropic Conductive Film," Microelectron. Eng., vol. 85, no. 2, 2008, pp. 327-331. https://doi.org/10.1016/j.mee.2007.07.005
- Y.-S. Eom et al., "Electrical Interconnection with a Smart ACA Composed of Fluxing Polymer and Solder Powder," ETRI J., vol. 32, no. 3, June, 2010, pp. 414-421. https://doi.org/10.4218/etrij.10.0109.0400
- Y.-S. Eom et al., "Characterization of a Hybrid Cu Paste as an Isotropic Conductive Adhesive," ETRI J., vol. 33, no. 6, Dec. 2011, pp. 864-870. https://doi.org/10.4218/etrij.11.0110.0520
Cited by
- Novel Bumping Process for Solder on Pad Technology vol.35, pp.2, 2012, https://doi.org/10.4218/etrij.13.0212.0302
- Optimization of Material and Process for Fine Pitch LVSoP Technology vol.35, pp.4, 2012, https://doi.org/10.4218/etrij.13.1912.0007
- Fine-Pitch Solder on Pad Process for Microbump Interconnection vol.35, pp.6, 2012, https://doi.org/10.4218/etrij.13.0213.0284
- Maskless Screen Printing Process using Solder Bump Maker (SBM) for Low-cost, Fine-pitch Solder-on-Pad (SoP) Technology vol.20, pp.4, 2012, https://doi.org/10.6117/kmeps.2013.20.4.065
- Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art vol.136, pp.1, 2012, https://doi.org/10.1115/1.4026615
- Characterization of Fluxing and Hybrid Underfills with Micro-encapsulated Catalyst for Long Pot Life vol.36, pp.3, 2012, https://doi.org/10.4218/etrij.14.0113.0570
- Characterization and Estimation of Solder-on-Pad Process for Fine-Pitch Applications vol.4, pp.10, 2012, https://doi.org/10.1109/tcpmt.2014.2354049
- HV-SoP Technology for Maskless Fine-Pitch Bumping Process vol.37, pp.3, 2012, https://doi.org/10.4218/etrij.15.0114.0578
- Interconnection Technology Based on InSn Solder for Flexible Display Applications vol.37, pp.2, 2012, https://doi.org/10.4218/etrij.15.0114.0167
- Novel Low-Volume Solder-on-Pad Process for Fine Pitch Cu Pillar Bump Interconnection vol.22, pp.2, 2012, https://doi.org/10.6117/kmeps.2015.22.2.055
- Sn58Bi Solder Interconnection for Low-Temperature Flex-on-Flex Bonding vol.38, pp.6, 2012, https://doi.org/10.4218/etrij.16.0115.0945
- Characterization of transmission lines with through-silicon-vias and bump joints on high-resistivity Si interposers for RF three-dimensional modules vol.55, pp.6, 2016, https://doi.org/10.7567/jjap.55.06jc01
- 3D chip stacking with through silicon-vias (TSVs) for vertical interconnect and underfill dispensing vol.27, pp.4, 2012, https://doi.org/10.1088/1361-6439/aa5dfc
- A review of soft errors and the low α-solder bumping process in 3-D packaging technology vol.53, pp.1, 2018, https://doi.org/10.1007/s10853-017-1421-y