

# An Advanced Embedded SRAM Cell with Expanded Read/Write Stability and Leakage Reduction

Yeonbae Chung\*

## Abstract

Data stability and leakage power dissipation have become a critical issue in scaled SRAM design. In this paper, an advanced 8T SRAM cell improving the read and write stability of data storage elements as well as reducing the leakage current in the idle mode is presented. During the read operation, the bit-cell keeps the noise-vulnerable data 'low' node voltage close to the ground level, and thus producing near-ideal voltage transfer characteristics essential for robust read functionality. In the write operation, a negative bias on the cell facilitates to change the contents of the bit. Unlike the conventional 6T cell, there is no conflicting read and write requirement on sizing the transistors. In the standby mode, the built-in stacked device in the 8T cell reduces the leakage current significantly. The 8T SRAM cell implemented in a 130 nm CMOS technology demonstrates almost 100 % higher read stability while bearing 20 % better write-ability at 1.2 V typical condition, and a reduction by 45 % in leakage power consumption compared to the standard 6T cell. The stability enhancement and leakage power reduction provided with the proposed bit-cell are confirmed under process, voltage and temperature variations.

*Key words: SRAM, embedded memory, 8T cell, data stability, leakage current*

## I. Introduction

Technology scaling and increasing random variation in MOSFET characteristics reduce the operational margin of SRAM functionality. Most of current SRAM designs employ the 6-transistor (6T) memory bit-cell composed of two cross-coupled inverters with a set of access transistors. In this traditional 6T SRAM cell, the transistor strength ratios must be chosen such that the read static noise margin (SNM) and the write margin (WM) are both maintained, which presents conflicting constraints on the cell transistor strengths. This

delicate balance of transistor strength ratios can be severely impacted by device variation, which dramatically degrades the cell operating margin in scaled technologies. Low supply voltages further exacerbate the problem since the threshold voltage variation consumes a large fraction of these voltage margins.

To overcome this stability issue, many different structures of SRAM bit-cell have been explored. For examples, the 7T cell [1] may improve the read stability by cutting off a pull down path during read operation. But it has a limited write capability due to the single-ended write operation. The 8T [2-4], 9T [5] or 10T [6, 7] SRAM cells decouple the data storage elements and the data output elements, and hence making the read SNM equal to the hold mode SNM. Write-ability is equal to that of the 6T cell. However, they do not have efficient column-interleaving structure in the write operation, which might be critical to cope with multi-bit errors. They also might suffer an access time degradation due to the single-ended read-bitline

\* School of Electronics Engineering,  
Kyungpook National University

‡ This research was supported by Kyungpook National University Research Fund, 2012. This research was also supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2011-0003098). The CAD tool was supported by the IC Design Education Center.

Manuscript received Jul. 17, 2012; revised Sep. 26, 2012; accepted Sep. 26, 2012

structure [2-4, 6, 7]. A data-aware SRAM cell [8], which circumvents the column-interleaving issue in the write operation, consumes a substantial dynamic power because all the non-selected wordlines in the memory array should be toggled during each read and write access. Another 8T cell [9] achieves an exceptional improvement in the read stability, but there is a difficulty in the write operation for low supply voltage. The other cell options [10, 11] may increase the read stability, but they carry considerable area penalty in the cell size and hence making unacceptable for most applications.

In this work, improvements of the previous 8-transistor (8T) SRAM cell [9] are addressed. The proposed cell not only enhances the read stability, but also increases the write-ability of the cell inverter pair under voltage variations. It utilizes a differential swing in the read and write path. A column by column negative bias scheme leads to improve the write-ability. There is no column-interleaving issue in the write operation. Furthermore, the bit-cell achieves a significant reduction of the standby current due to the stacked leakage path. All the results in this paper were obtained in a 130 nm generic CMOS technology. Typical threshold voltages of NMOS and PMOS are 0.34 V and -0.34 V, respectively. The nominal supply voltage for this process is 1.2 V.

## II. Proposed SRAM Bit-Cell

Fig. 1(a) shows a standard 6T SRAM cell, where MN1 and MN2 are the drive, MP1 and MP2 are the load, and MN3 and MN4 are the access transistors, respectively. The fundamental stability issue of this 6T cell occurs during the read access. For the read operation shown in Fig. 1(b), the wordline (WL) makes a transition from low to high while the bitline pairs (BL, /BL) are maintained high. The internal node of the cell that represents a zero gets upward through the access transistor due to voltage dividing effect across the access transistor and drive transistor. Moreover, the voltage transfer gain of the cell inverter is lowered due to the parallel connection of the access transistor and the load transistor. This severely deteriorates the cell immunity to the noise. If the




Fig. 1. Standard 6T SRAM cell: (a) schematic; (b) waveforms showing the internal voltage rising in the read operation. (WL: wordline, BL: bitline, /BL: /bitline, DN: data-node, /DN: /data-node)

'low' node voltage is higher than the logic threshold of the other cell inverter, the cell contents may be flipped, resulting in a read failure. For the read functionality, it is desirable to strengthen the drive transistors and weaken the access transistors. Meanwhile, to achieve a proper write operation, an access transistor with strong driving capability and relatively weak load transistor are desired. A careful transistor sizing to ensure a balanced stability for read and write operation is required with right device size to minimize SRAM cell area.

The proposed 8T SRAM cell is shown in Fig. 2(a). In its structure, two PMOS transistors (MP3, MP4) called conducting transistor are added between the access transistor and the drive transistor. Their gates are controlled by a column-wise write-assist line (WAL). In the standby mode, WAL is kept to the ground such that the conducting transistors are normally in on-state. Two cross-coupled inverters (MP1-MN1, MP2-MN2) in the cell hold their bi-stable data. The read operation shown in Fig. 2(b) is basically same as that of the standard 6T cell. Initially consider that  $DN = 0$  and  $/DN = V_{DD}$ .




Fig. 2. Proposed 8T SRAM cell: (a) schematic; (b) voltage waveforms for the read operation. (WL: wordline, BL: bitline, /BL: /bitline, WAL: write-assist line, DN: data-node, /DN: /data-node)

At onset of a read access, the bitline pairs are precharged to high, and the write-assist line is tied to the ground. When the wordline is going to high, the voltage dividing in series along access transistor (MN3), conducting transistor (MP3) and drive transistor (MN1) represses voltage rising of internal node DN representing a zero. That leads to increase the read stability drastically. This effect is primarily depending on the threshold voltage of conducting-PMOS transistor. In contrast to the 6T cell, the strength of pull-down drive transistor can be reduced in this 8T cell. In the write access, the WAL signal is changed to a negative voltage. For a successful write, the bit-cell becomes mono-stable, forcing the internal voltages to the correct values. Initially assume that  $DN = V_{DD}$  and  $/DN = 0$ . In order to write a zero to the node DN, BL is set to '0' and /BL to  $V_{DD}$ . When WL is going to high, the node PN makes a transition from  $V_{DD}$  to a zero. Since the gates of conducting transistors are biased to a negative voltage, the node DN can be




Fig. 3. Configuration of 8T SRAM memory block. (SA: sense amplifier, WDR: write driver)

discharged easily from  $V_{DD}$  to a zero state. Falling of the node DN brings the inverter MP2-MN2 to trigger. The positive feedback inside the cell changes the contents of the cell.

Fig. 3 shows an example of 32-kbit SRAM array incorporating the proposed 8T cell. The logical organization is basically same as that of the conventional 6T SRAM array. A unique feature is that the negative bias supplier controls the WAL signal running parallel to the bitlines and feeds eight WALs in common. The remaining core circuitry and peripheral logic are essentially same as those for conventional one. For each write cycle, a negative bias supplier decoded by column address activates only eight of interleaved columns. The cells from remaining columns on a selected row will experience a dummy read operation. Moreover, the un-accessed cells on the selected columns will be in the standby mode.

Fig. 4 shows a negative bias supplier and the simulated waveforms associated with a write access using this scheme. The circuit consists of column decoding gates, capacitor driver, boosting capacitor, negative level shifter and pre-bias transistor. A




Fig. 4. Negative bias supplier: (a) circuit configuration; (b) simulated waveforms in the write access at  $V_{DD} = 1.2$  V.

triple-well technology is used for the separated-body NMOS transistors (M3, M4, M5). In the initial state, the input node A of negative level shifter and the node D of boosting capacitor are both in  $V_{DD}$  level. Transistors M2 and M3 are on, and M1 and M4 are off, holding the node C at  $V_{DD}$ . Thus WAL is connected to the ground by the pre-bias transistor M5. At the beginning of the write access, the column pre-decoded signal Y selects a proper local negative bias supplier. Then the preset signal PRE with high transition makes the node A the ground. M1 and M4 are on, and M2, M3 and M5 are off, allowing WAL to float. The succeeding signal PB changes the node D to the ground, and thus WAL is boosted to a negative voltage  $V_{WAL}$  by capacitive coupling. Next, the bitlines are driven with the new data. When the wordline is activated later on, the cell data nodes (DN, /DN) flip from one state to another

Table 1. Dimension of SRAM bit-cell transistors.

		6T cell	8T cell
Width/Length (nm/nm)	Load transistor	150/130	150/130
	Access transistor	150/130	360/130
	Conducting transistor	-	150/130
	Drive transistor	270/130	150/130
Beta ratio		1.8	0.42

immediately. After the wordline is switched again to the ground, the signals PB and PRE return both boosting capacitor and negative level shifter to the initial state. On the other hand, the  $V_{WAL}$  level, determined by the ratio of boosting capacitor and parasitic capacitances associated to the WAL node, is  $-0.48$  V at  $1.2$  V supply, that is,  $V_{WAL} = -0.4V_{DD}$  in this example. For the  $130$  nm CMOS technology used in this work, the gate oxide thickness is  $30$  Å, and the breakdown voltages for NMOS and PMOS are  $2.5$  V and  $-2.5$  V respectively. Since the maximum stress voltage (here  $1.68$  V) on the transistors connected to the WAL node is relatively small, it would not affect the reliability of transistors.

### III. Bit-Cell Performance and Discussions

#### 3.1. Bit Area

For comparisons of stability and leakage properties, the 6T and proposed 8T cells have been implemented in a  $130$  nm generic CMOS technology. The dimensions of each cell transistor are summarized in Table 1. In the standard 6T cell, the width of drive transistor is  $270$  nm while those of other transistors are  $150$  nm. The cell beta ratio, defined as the ratio of W/L for driver transistor to W/L for access transistor, is equal to  $1.8$ .

The layouts of the 6T and 8T SRAM cells are shown in Fig. 5. These layouts have been drawn in a pure logic design rule without any cell-based specific rule. In drawing the 8T cell, the PMOS and drive transistors layout was first formed with the minimum dimension of the design rules. The access




Fig. 5. SRAM cell layouts: (a) standard 6T cell ( $1.65 \times 2.06 \mu\text{m}^2$ ); (b) proposed 8T cell ( $1.65 \times 2.85 \mu\text{m}^2$ ).

transistor layout was then formed within tolerance of the cell area. The bitline contacts and conducting-PMOS gate contact are shared with neighboring cells. As the result, W/L of access transistor is 360/130 nm. The other transistors have a minimum device size. The 8T bit-cell adds 38 % area overhead relatively to the 6T cell. In more scaled CMOS technology such as 65 nm, 45 nm and beyond, the thin cell layout approach [12] might be effective to reduce the lithographic mismatch. But the area overhead may be remained in a same degree since both 6T and 8T cells will be scaled in asame way.

### 3.2. Read Stability

Fig. 6 shows the simulated butterfly curves for both standard 6T and proposed 8T SRAM cells. The plotted data was obtained using a set of




Fig. 6. Simulated butterfly curves at  $V_{DD} = 1.2$  V.




Fig. 7. Read static noise margin: (a) at  $V_{DD} = 1.2$  V; (b) at  $T = 100$  °C.

nominal parameters at 1.2 V and room temperature. The static noise margin (SNM) is a side of the maximum square in the curve. In spite of a small beta ratio, the SNM of the proposed 8T cell is about 100 % larger than that of the standard 6T cell. This is because that the internal node rising




Fig. 8. Simulated write-ability at  $V_{DD} = 1.2$  V and  $V_{WAL} = -0.48$  V.

representing a zero is limited below  $V_{DD} - V_{TN} - |V_{TP}|$ , where  $V_{TN}$  and  $V_{TP}$  are the threshold voltages of NMOS access transistor and PMOS conducting transistor, respectively. This gives near-ideal butterfly curve essential for robust SRAM bit-cell design.

Fig. 7 shows temperature and  $V_{DD}$  dependence on the read stability for different process corners. Here, TT means typical-NMOS and typical-PMOS, FS means fast-NMOS and slow-PMOS, and SF means slow-NMOS and fast-PMOS, etc. In FS (low  $V_{TN}$  and high  $V_{TP}$ ) corner, the logic threshold voltage of the cell inverter would be decreased and thus getting the read stability worse. Similarly for SF (high  $V_{TN}$  and low  $V_{TP}$ ) corner, the logic threshold voltage would be increased, getting the read stability better. As the temperature is raised, the read SNM decreases monotonously. At 1.2 V and 100 °C worst temperature, the variation in the read SNM between extreme corners (SF, FS) is 63 mV in the 8T cell compared to 100 mV in the 6T cell, indicating better process variation tolerance.

**3.3. Write-Ability**

Write-ability of a bit-cell gives an indication of how easy or difficult it is to write to the cell. The write margin (WM) in this work defines the difference between  $V_{DD}$  and a wordline voltage needed to flip the cell content when the bitline pairs are set with  $V_{DD}$  and 0 V [13]. The larger the voltage difference, the easier it is to write to the cell.





Fig. 9. Write margin: (a) at  $V_{DD} = 1.2$  V and  $V_{WAL} = -0.48$  V; (b) at  $T = 100$  °C and  $V_{WAL} = -0.4V_{DD}$ .

Fig. 8 shows the simulated write-ability at 1.2 V, TT and room temperature. The plot for 8T cell was obtained with a WAL bias  $V_{WAL}$  of  $-0.48$  V. The WM values are 446 mV and 537 mV for 6T and proposed 8T cells, respectively. Unlike the 6T cell, the strength of access transistor can be increased in the 8T bit-cell within tolerance of bit area. Owing to the negatively-biased conducting transistor with a strong access transistor, the node storing ‘1’ in the 8T cell is flipped at a much lower WL voltage, giving a higher WM. Compared to the 6T cell, the 8T cell gives better read stability as well as better write-ability.

Fig. 9 shows the write margin simulation results across temperature and for different supply voltages. The write-ability is getting better at a high temperature because the PMOS load transistor weakens relatively to the NMOS access transistor





Fig. 10. Standby cell leakage current: (a) at TT process corner; (b) at  $V_{DD} = 1.2$  V.

as temperature rises. As  $V_{DD}$  increases, the write margin also increases. A negative bias on the conducting transistor during write transition enables the 8T cell to achieve better write-ability in low supply voltage. As the result, the WM of 8T cell remains higher over the 6T cell across all of the voltage ranges. Moreover, the variation in WM across skewed process corners (FS, SF) at 1.2 V and  $-40^\circ\text{C}$  is 162 mV in the 8T cell compared to 201 mV in the 6T cell, showing better process variation tolerance.

### 3.4. Leakage Power Consumption

The proposed bit-cell also lowers the total leakage power. For both 6T and 8T SRAM cells in the standby mode, the access transistors are cutoff and the bitline pairs are charged to  $V_{DD}$ . The gates




Fig. 11. Subthreshold leakage current path in the 6T and 8T SRAM cells.

of conducting transistors in the 8T cell are tied to the ground. For each cell, the total leakage current is sum of the subthreshold leakage, the gate induced drain leakage (GIDL), the gate tunneling leakage and the junction leakage of all transistors.

Fig. 10 shows the HSPICE simulated standby leakages of the 6T and proposed 8T cells, using BSIM4.5 model [14]. As shown in Fig. 10(a), this current increases exponentially as the supply voltage increases. As the temperature is raised, the leakage current also increases exponentially. At 1.2 V and room temperature, the leakage current consumed by the 8T cell is 45 % lower compared to the standard 6T cell. The graph of Fig. 10(b) shows the leakage comparisons consumed at each cell transistor. The small drive transistor contributes to this standby leakage reduction, but main contribution comes from the reduction of the access and load transistor leakage. As illustrated in Fig. 11, the internal node PN in the 8T cell rises to a certain voltage higher than the ground during the standby mode. In this situation, the leakage paths from the access and load transistors to the data 'low' node suffer the stack effect by the conducting-PMOS transistor. Furthermore, the access transistor in the 8T cell turns off harder because of the negative  $V_{GS}$  and the body effect. The net results reduce the subthreshold component of the leakage drastically. It is more pronounced at high temperature, shown in Fig. 10(a). Likewise the 6T SRAM, this leakage current in the 8T cell can be reduced further by introducing the leakage reduction techniques such as the virtual cell ground adjustment [15].

#### IV. Summary

The stability and leakage power of SRAMs have become an important issue with scaling of CMOS technology. In this paper, a novel 8T SRAM cell realized with the addition of two extra PMOS transistors has been presented. A detailed

is 45 % less because of the built-in stacked leakage path.

Using a 130 nm CMOS technology, the effectiveness of the proposed SRAM cell, which can be applicable to the deep scaled CMOS technology, has been verified under various process, voltage and temperature variations.

Table 2. Comparison of various SRAM bit-cells.

	Ref. [1]	Ref. [2-4]	Ref. [5]	Ref. [6]	Ref. [7]	Ref. [8]	Ref. [9]	Ref. [10]	Ref. [11]	This work
Cell type	7T	8T	9T	10T	10T	8T	8T	10T	10T	8T
Reading scheme	single-ended	single-ended	differential	single-ended	single-ended	differential	differential	differential	differential	differential
Writing scheme	single-ended	differential	differential	differential	differential	differential	differential	differential	differential	differential
Efficient column-interleaving in write operation	possible	impossible	impossible	impossible	impossible	possible	possible	possible	possible	possible
Cell area overhead over 6T cell	13%	33%	37.8%	66%	-	52%	36%	110%	~114%	38%
Read margin enhancement over 6T cell	increased	76%	100%	increased	~100% @0.8V	~60% @0.6V	~100%	56%	186% @0.3V	100%
Write margin enhancement over 6T cell	decreased	0%	0%	0%	0% @0.27V	increased	9.5% @1.2V	~6%	-	20%
Leakage current over 6T cell	-	increased	22.9% reduced	16% increased	increased	-	-	18% reduced	~10% increased	45% reduced

comparison on the results of the cell architecture presented here with the other ones reported in the literature is summarized in Table 2.

The proposed 8T cell incorporates a differential read and write path suitable for high-performance mobile applications. In addition, the cell allows an efficient column-interleaving structure for soft-error immunity. It consumes 38 % larger area compared to the standard 6T SRAM cell. In the read operation, the proposed cell represses the data 'low' node voltage rising, thereby enhancing the read static noise margin by 100 % compared to the 6T cell. The cell also exhibits 20 % higher write margin with the aid of column-wise negative bias control. The bit-cell itself bears an improved variability tolerance that gives much tight stability distribution across skewed process corners. Furthermore, the leakage power of the idle 8T cell

#### References

- [1] K. Takeda et al., "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications", *IEEE Journal of Solid-State Circuits*, vol. 41, pp. 113-121, January 2006.
- [2] L. Chang et al., "Stable SRAM cell design for the 32 nm node and beyond", in *Symposium on VLSI Technology*, Japan, pp. 128-129, 2005.
- [3] N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy", *IEEE Journal of Solid-State Circuits*, vol. 43, pp. 141-149, January 2008.
- [4] L. Chang et al., "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches", *IEEE Journal of Solid-State Circuits*, vol. 43, pp. 956-963, April 2008.



- [5] Z. Liu and V. Kursun, "Characterization of a novel nine-transistor SRAM cell", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, pp. 488-492, April 2008.
- [6] B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation", IEEE Journal of Solid-State Circuits, vol. 42, pp. 680-688, March 2007.
- [7] T. -H. Kim, J. Liu, J. Keane, and C. H. Kim, "A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing", IEEE Journal of Solid-State Circuits, vol. 43, pp. 518-529, February 2008.
- [8] M. -F. Chang et al., "A differential data-aware power-supplied (D<sup>2</sup>AP) 8T SRAM cell with expanded write/read stabilities for lower VDDmin applications", IEEE Journal of Solid-State Circuits, vol. 45, pp. 1234-1245, June 2010.
- [9] Y. Chung and D. -Y. Lee, "Differential-read symmetrical 8T SRAM bit-cell with enhanced data stability", Electronics Letters, vol. 46, pp. 1258-1260, September 2010.
- [10] J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mV robust Schmitt trigger based subthreshold SRAM", IEEE Journal of Solid-State Circuits, vol. 42, pp. 2303-2313, October 2007.
- [11] I. J. Chang et al., "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS", IEEE Journal of Solid-State Circuits, vol. 44, pp. 650-658, February 2009.
- [12] M. Khare et al., "A high performance 90nm SOI technology with 0.992  $\mu\text{m}^2$  6T-SRAM cell", in International Electron Devices Meeting, USA, pp. 407-410, 2002.
- [13] J. Wang, S. Nalam, and B. H. Calhoun, "Analyzing static and dynamic write margin for nanometer SRAMs", in International Symposium on Low Power Electronics and Design, India, pp. 129-134, 2008.
- [14] X. J. Xi et al., "BSIM4.5.0 MOSFET Model - User's Manual", Department of Electrical Engineering and Computer Science, University of California, Berkeley, USA, 2005.
- [15] Y. Wang et al., "A 1.1 GHz 12  $\mu\text{A}/\text{Mb}$ -leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for

mobile applications", IEEE Journal of Solid-State Circuits, vol. 43, pp. 172-179, January 2008.

## BIOGRAPHY

### Yeonbae Chung (Member)



1984: B.S. degree in Electronic Engineering, Korea Aerospace University.

1986: M.S. degree in Electrical Engineering, Korea Advanced Institute of Science and Technology.

1995: Ph.D. degree in Electrical and Computer Engineering, University of Florida, USA.

1986~1990: Research Engineer at the Electronics and Telecommunications Research Institute.

1995~2000: Principal Engineer at the Samsung Electronics Corporation.

2000~2002: Project Manager at the Ramtron International Corporation, USA.

2002~Present: Faculty of the Kyungpook National University.

<Research interest> Embedded memory design, Analog integrated circuits, Low-power VLSI system