JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

An Efficient Technique to Protect AES Secret Key from Scan Test Channel Attacks

  • Received : 2011.11.21
  • Published : 2012.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

Scan techniques are almost mandatorily adopted in designing current System-on-a-Chip (SoC) to enhance testability, but inadvertently secret keys can be stolen through the scan test channels of crypto SoCs. An efficient scan design technique is proposed in this paper to protect the secret key of an Advanced Encryption Standard (AES) core embedded in an SoC. A new instruction is added to IEEE 1149.1 boundary scan to use a fake key instead of user key, in which the fake key is chosen with meticulous care to improve the testability as well. Our approach can be implemented as user defined logic with conventional boundary scan design, hence no modification is necessary to any crypto IP core. Conformance to the IEEE 1149.1 standards is completely preserved while yielding better performance of area, power, and fault coverage with highly robust protection of the secret user key.

Keywords

References

  1. Mangard, M. Aigner and S. Dominikus, "A Highly Regular and Scalable AES Hardware Architecture", IEEE Transactions on Computer, vol. 52, no. 1, pp. 483-491, April, 2004.
  2. C. Lee, "Smart Bus Arbiter for QoS control in H.264 decoders", Journal of Semiconductor Technology and Science, pp. 33-39, Vol. 11, No. 1, Mar., 2011. https://doi.org/10.5573/JSTS.2011.11.1.033
  3. Josephson and S. Poehhnan, "Debug methodology for the McKinley processor", International Test Conference(ITC), pp. 451-460, Baltimore, MD, USA, Oct. 30- Nov. 1, 2001.
  4. J. Lee, M. Teharanipoor, C. Patel and J. Plusquellic, "Securing Designs Against Scan-Based Side-Channel Attacks", IEEE Transations on Depedable and Secure Computing, Vol. 4, no. 4, pp. 325-336, Oct.-Dec., 2007. https://doi.org/10.1109/TDSC.2007.70215
  5. M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing, Kluwer Academic Publishers, 2000.
  6. R. Kapoor, "Security vs. test quality: Are they mutually exclusive?", in Proc. ITC, pp. 1414, Charlotte, NC, USA, Oct. 26-28, 2004.
  7. J. Lee, M. Teharanipoor, and J. Plusquellic, "A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks", VLSI Test Symposium, pp. 94-99, Berkeley, CA, USA, Apr. 30-May 4, 2006.
  8. Yang, K. Wu and R. Karri, "Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard", International Test Conference(ITC), pp. 339-344, Charlotte, NC, USA, Oct. 26-28, 2004.
  9. S. Paul, R. S. Chakraborty and S. Bhunia, "VIm-Scan : A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips", VLSI Test Symposium, pp. 455-460, Berkeley, CA, USA, May 6-10, 2007.
  10. Yang, K. Wu and R. Karri, "Secure Scan : A Design-for-Test Architecture for Crypto Chips", IEEE Transaction Computer-Aided Design of Integrated Circuits and systems, Vol. 25, No. 10, pp. 2287-2293, Oct. 2006. https://doi.org/10.1109/TCAD.2005.862745
  11. G. Sengar, D. Mukhopadhyay and D. R. Chowdhury, "Secured Flipped Scan-Chain Model for Crypto-Architecture", IEEE Transaction Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 11, pp. 2080-2084, Nov.2007. https://doi.org/10.1109/TCAD.2007.906483
  12. H. Fujiware and M. E. Obien "Secure and Testable Scan Design Using Extended de Bruijn Graphs", Proc. 15th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 413-418, 2010
  13. J. Song, T. Jung, J. Lee, H. Jeong, B. Kim, S. Park, "An Efficient Secure Scan Design for an SoC Embedding AES Core", International Test Conference(ITC), Oct. 26-28, 2008
  14. J. Da Rolt, G. Di Natale, M.-L Fkittes, and B. Rouzeyre "New security threats against chips containing scan chain structures", Proc. IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 105-110, 2011
  15. K. Rosenfield and R. Karri "Security-Aware SoC Test Access Mechanisms", Proc. IEEE VLSI Test Symposium (VTS), pp. 100-104, 2011
  16. K. Rosenfield and R. Karri "Attacks and Defenses for JTAG", IEEE Design & Test of Computers, pp. 36-47, 2010
  17. J. Seberry, X. M. Zhang and Y, Zheng, "Systematic generation of cryptographically robust S-boxes", The 1st ACM Conference on Computer and Communications Security, pp. 171-182, Fairfax, Virginia, USA, Aug. 10, 1993.