References
- X. Wu, P. Palmers, M. S. J. Steyaert, "A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC," IEEE J. Solid-State Circuits, pp. 2396-2403, Nov. 2008.
- A. V. d. Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1-GSamples Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, pp. 315-324, May. 2001.
- J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, pp. 1959-1969, Dec. 1998.
-
G. A. M. V. D. Plas, J. Vandenbussche, M. S. J. Steyaert, W. Sansen, and G. G. E. Gielen, "A 14-bit intrinsic accuracy
$Q^2$ random walk CMOS DAC," IEEE J. Solid-State Circuits, pp. 1708-1718, Dec. 1999. - Min-Jung Kim, Hyuen-Hee Bae, Jin-Sik Yoon, and Seung-Hoon Lee, "A 3V 12b 100MS/s CMOS D/A Converter for High-Speed Communication Systems," Journal of Semiconductor Technology and Science, pp. 211-216, Dec. 2003.
- M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, pp. 1433-1439, Oct. 1989.
- A. V. d. Bosch, M. S. J. Steyaert, and W. Sansen, "SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters," in Proc. 6th IEEE Int. Conf. Electronics, Circuits and Systems, pp. 1193-1196, Sep. 1999.
- B. Razavi, Principals of Data Conversion System Design, New York: IEEE Press 1995.
-
M. Tiilikainen, "A 14-bit 1.8-V 20-mW 1-
$mm^2$ CMOS DAC," IEEE J. Solid-State Circuits, pp. 1144-1147, July. 2001. - J. J. Jung, B. H. Park, S. S. Choi, S. I. Lim, and S. Kim, "A 6-bit 2.704Gsps DAC for DS-CDMA UWB," IEEE Asia Pacific Circuits and Systems, pp. 347-350, Dec. 2006.
Cited by
- A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme vol.23, pp.1, 2015, https://doi.org/10.1109/TVLSI.2014.2298055
- A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz vol.23, pp.9, 2015, https://doi.org/10.1109/TVLSI.2014.2350540
-
A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm
$^{2}$ - A 4 GS/s 6-bit 4-2 segmented current-steering DAC with compact current cells vol.15, pp.16, 2018, https://doi.org/10.1587/elex.15.20180660