DOI QR코드

DOI QR Code

FMCW 레이더용 타입-3 PLL의 설계 가이드

A Design Guide to Type-3 PLLs for FMCW Radars

  • 황인덕 (대전대학교 IT전자공학과) ;
  • 김창환 (대전대학교 IT전자공학과)
  • 투고 : 2012.06.07
  • 심사 : 2012.08.14
  • 발행 : 2012.08.28

초록

FMCW 레이더에서 주파수 램프 신호를 발생시키기 위하여 필요한 타입-3 PLL의 설계 가이드를 제시하였다. 그러기 위해서 개루프 전달함수의 크로스오버 주파수를 1 Hz로 정규화 한 조건에서 Pspice 시뮬레이션을 통하여 폐루프 특성을 비교하였다. 결론적으로 타입-3 PLL의 1) 위상여유는 45도로 하고, 2) 두 개의 영점은 같도록 하며, 3) PLL 차수를 높이기 위한 극점은 개루프 전달함수의 크로스오버 주파수보다 10배 정도 크게 할 것을 권한다.

A design guide to type-3 PLLs for FMCW radars is provided. To do that, the cross-over frequencies of the open-loop transfer functions were normalized to 1 Hz and closed-loop properties were compared through simulations using Pspice. As a result, several guides to design type-3 PLLs were provided: 1) secure 45 degrees of phase margin, 2) locate two zeroes at an identical frequency, and 3) poles may be added to raise order of the PLL at higher frequencies than the cross-over frequency of the open-loop transfer function about ten times.

키워드

참고문헌

  1. J. A. Crawford, "Advanced Phase-Lock Techniques", Artech House, Boston, 2008.
  2. Bram De Muer, and Michel S. J. Steyaert, "A CMOS Monolithic ${\Delta}{\Sigma}-Controlled $ Fractional-N Frequency Synthesizer for DCS-1800", IEEE J. Solid-State Cir., vol. 37, no. 7, pp.835-844, July 2002. https://doi.org/10.1109/JSSC.2002.1015680
  3. Bram De Muer, and Michel S. J. Steyaert, "Fully integrated CMOS frequency synthesizers for wireless communications", in "Analog Circuit Design", W. Sansen, J. H. Huijsing, and R. J. van de Plassche, Eds. Norwell, MA: Kluwer, pp. 287-323, 2000.
  4. I. V. Thompson, and P. V. Brennan, "Fourth-order PLL Loop Filter Design Technique with Invariant Natural Frequency and Phase Margin", IEE Proc-Circuits Devices Syst., vol. 152, no. 2, pp.103-108, April 2005. https://doi.org/10.1049/ip-cds:20041201
  5. 문상곤, 박승근, 양훈기, 천창율, 정용식, 배경빈, "새로운 레이더 성능지표를 이용한 FMCW 레이더 간섭 시뮬레이션 모델", 한국 ITS학회 논문지, 제 10권, 제 4호, pp. 86-92, 2011년 8월.
  6. 이재민, 류홍균, 우종명, 구본회, "차량 측후방 레이더 센서용 직사각형 도파관 안테나 설계", 한국 ITS학회 논문지, 제 11권, 제 1호, pp.42-52, 2012년 2월.
  7. H. Adrang, and H. M. Naeimi, "A Type III Fast Locking Time PLL with Transconductor-C Structure", 52nd IEEE International Midwest Symposium on Circuits and Systems(MWSCAS '09) pp.58-61, 2009.
  8. M. Hufford, E. Naviasky, S. Williams, and M. Williams, "An Improved Wideband PLL with Adaptive Frequency Response that Tracks the Reference", Proceedings of the 2005 Custom Integrated Circuits Conference, pp.549-552, 2005.
  9. Mikel Ugarte, and Alfonso Carlosena, "High-order PLL Design with Constant Phase Margin", 2010 53rd IEEE International Midwest Symposium on Cir. and Sys.(MWSCAS), pp.570-573, 2010.
  10. H. Meyr, and G. Ascheid, "Synchronization in Digital Communications", John Wiley & Sons, Inc., 1990.
  11. P.V. Brennan, Y. Huang, M. Ash, and K. Chetty, "Determination of Sweep Linearity Requirements in FMCW Radar Systems Based on Simple Voltage-Controlled Oscillator Sources", IEEE Trans. on Aerospace and Electronic Systems, vol. 47, no. 3, pp.1594-1604, Jul. 2011. https://doi.org/10.1109/TAES.2011.5937252
  12. D.R. Stephens, "Phase-Locked Loops for Wireless Communications", Kluwer Academic Publishers, Boston, pp.40-46, 1998.
  13. F.M. Gardner, "Phaselock Techniques", 2nd Ed., John Wiley & Sons, New York, pp.46, 1979.
  14. P.H. Lewis, and W.E. Weingarten, "A Comparison of Second, Third, and Fourth Order Phase-Locked Loops", IEEE Trans. on Aerospace and Electronic Systems, vol. AES-3, no. 4, pp.720-727, July, 1967. https://doi.org/10.1109/TAES.1967.5408849
  15. M. Pichler, A. Stelzer, P. Gulden, C. Seisenberger, and m. Vossiek, "Phase-Error Measurement and Compensation in PLL Frequency Synthesizers for FMCW Sensors-II: Theory", IEEE Trans. Cir. and Sys.-I, vol. 54, no. 6, pp.1224-1235, Jun. 2007. https://doi.org/10.1109/TCSI.2007.895517