참고문헌
- http://www.nhk.or.jp/digital/en/superhivision/
- A. Joch, F. Kossentini, H. Schwarz, T. Wiegand, and G. J. Sullivan,"Performance comparison of video coding standards using Lagragian coder control," in Proc. IEEE Int. Conf. Image Processing (ICIP'02), 2002, pp. 501-504.
- P. List, A. Joch, J. Lainema, G. Bjontegaard, and M. Karczewicz, "Adaptive deblocking Filter", IEEE Trans, Circuits System for Video Technology, vol. 13, no, 7, pp.614-619, 2003. 7. https://doi.org/10.1109/TCSVT.2003.815175
- M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H.Z64/AVC Baseline Profile Decoder Complexity Analysis", IEEE Trans. on Circuits and Syst. Video Technol., vol. 13, no.7, pp.704-716. July 2003. https://doi.org/10.1109/TCSVT.2003.814967
- Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C.Wang, T. H. Chang, and L. G. Chen, "Architecture design for de-blocking filter in H.264/JVT/AVC," in Proc. IEEE Conf. Multimedia Expo, 2003, pp. 693--696., 2003
- Shih-Chien Chang, Wen-Hsiao Peng, Shih-Hao Wang, and Tihao Chiang, "A platform based bus-interleaved architecture for de-blocking filter in H.264/MPEG-4 AVC", IEEE. Transactions on Consumer Electronics, Vol. 51, pp. 249-255, 2005 https://doi.org/10.1109/TCE.2005.1405728
- Tsu-Ming Liu, Wen-Ping Lee, Ting-An Lin and Chen-Yi Lee, "A memory-efficient deblocking filter for H.264AVC video coding", IEEE Int'l Symposium on Circuit and Systems, 2005.
- Chao-Chung Cheng, Tian-Sheuan Chang and Kun-Bin Lee, "An In-Place Architecture for the Deblocking Filter in H.264/AVC" ,IEEE Transactions on Circuits and Systems, Vol. 53, NO. 7, 2006. 7.
- Sebastian Lopez, Felix Tobajas, Gustavo M. Callico, Pedro A. Perez, Valentin de Armas, Jose F. Lopez, and Roberto Sarmiento, "A Novel High Performance Architecture for H.264/AVC Deblocking Filtering", ETRI Journal, vol.29, no.3, pp.396-398., 2007. 6. https://doi.org/10.4218/etrij.07.0206.0234
- 이성만, 박태근, "H.264/AVC를 위한 디블록킹 필터의 효율적인 VLSI 구조", 2008년 7월 전자공학회 논문지 제 45 권 SD 편 제 7 호, p. 52-60, 2008. 7.
- Chung-Ming Chen and Chung-Ho Chen, "Configurable VLSI Architecture for Deblocking Filter in H.264/AVC", IEEE Trans. VLSI systems, vol. 16, no. 8, pp. 1072-1082, 2008. 8. https://doi.org/10.1109/TVLSI.2008.2000516
- Tsung-Han Tsai and Yu-Nan Pan, "High efficient H.264/AVC deblocking filter architecture for real-time QFHD," IEEE Trans. Consumer Electronics, vol. 55, no. 4, Nov. 2009.
- Muhammad Nadeem, Stephan Wong, Georgi Kuzmanov, Ahsan Shabbir, "A High-throughput, Area-efficient Hardware Accelerator for Adaptive Deblocking Filter in H.264/AVC," IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-Time Multimedia, pp. 18-27, 2009.
- Cheng-Hao Chen, Chih-Hao Chang, Kuan-Hung Chen, "High-throughput de-blocking filter accelerator for high-resolution H.264/AVC/SVC decoding," In Proc. International Symposium on Next-Generation Electronics (ISNE), pp. 211-214, Nov. 2010.