참고문헌
- Uli Kremer, "Low Power' Energy Compiler Optimizations" in Low-Power Electronics Design(Editor: Christian Piguet), CRC Press, 2005.
- Y. N. Srikant, "Energy-Aware Compiler Optimizations", in The Compiler Design Handbook: Optimizations and Machine Code Generation 2nd Edition(Editor: Y N. Shikan, K. A. Vardhan), CRC Press, pages 235-265, 2008.
- A. Parikh, Soontae Kim, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, "Instruction Scheduling for Low Power", Journal of VLSI Signal Processing, Vol. 37, pages 129-149, 2004. https://doi.org/10.1023/B:VLSI.0000017007.28247.f6
- Vivek Tiwari, Shard Malik, Andrew Wolfe, Mike Tien-Chien Lee, "Instruction Level Power Analysis and Optimization of Software", Journal of Signal Processing, Vol. 1, Num. 18, 1996.
- Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria, "An Instruction-Level Energy Model for Embedded VLIW Architectures", IEEE Trans. of Computer-Aided Design of Intergrated Circuits and Systems, Vol. 21, No. 9, 2002.
- S. Nikolaidis, N. Kavvadias, T. Laopoulos, L. Bisdounis, S. Blionas, "Instruction Level Energy Modeling for Pipelined Processors", Journal of Embedded Computing, Vol. 1, 2005.
- Chingren Lee, Jenq Kuen Lee, Tingting Hwang, and Shi-Chun Tsai, "Compiler Optimization on VLIW Instruction Scheduling for Low Power", ACM Trans. on Design Automation of Electronic System, Vol. 8, No. 2, pages252-268,2003. https://doi.org/10.1145/762488.762494
- Kyu-won Choi, Abhijit Chatterjee, "Efficient Instruction-Level Optimization Methodlogy for Low-Power Embedded Systems", ISSS'01, 2001.
- C. Hu, D. A. Jimenez, and U. Kremer, "Toward an Evaluation Infrastructure for Power and Energy Optimizations", Workshop on High-Performance, Power-Aware Computing, 2005.