대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

Ternary Content Addressable Memory를 위한 저 전력 Rail-to-Rail 감지 증폭기

Clocked Low Power Rail-to-Rail Sense Amplifier for Ternary Content Addressable Memory (TCAM) Application

  • 안상욱 (한양대학교 전자통신공학과) ;
  • 정창민 (한양대학교 전자통신공학과) ;
  • 임철승 (한양대학교 전자통신공학과) ;
  • 이순영 (한양대학교 전자통신공학과) ;
  • 백상현 (한양대학교 전자통신공학과)
  • Ahn, Sang-Wook (Department of Electronics and Communication Engineering, Hanyang Univ.) ;
  • Jung, Chang-Min (Department of Electronics and Communication Engineering, Hanyang Univ.) ;
  • Lim, Chul-Seung (Department of Electronics and Communication Engineering, Hanyang Univ.) ;
  • Lee, Soon-Young (Department of Electronics and Communication Engineering, Hanyang Univ.) ;
  • Baeg, Sang-Hyeon (Department of Electronics and Communication Engineering, Hanyang Univ.)
  • 투고 : 2011.07.14
  • 심사 : 2012.02.15
  • 발행 : 2012.02.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 저전력으로 동작하면서 Rail-to-rail 입력 범위를 가지는 센스 앰플리파이어를 제안한다. 새롭게 제안한 센스 앰플리파이어는 그라운드 전위부터 전원전압 전위까지의 입력을 수용하며 저전력 기능을 구현하고 있다. 방전전류 경로의 존재로 인한 정적 전력소모를 최소화 하는 것이 본 설계의 주요 요소이다. 새롭게 제시된 PMOS 입력신호 수신부와 그것을 제어하는 피드백 회로를 통하여 전력소모를 감소시킨다. 제안된 구조는 평균 소비 전력부분에 있어서 일반적인 Rail-to Rail 센스 앰플리파이어의 약 50% 이상의 효율향상을 실험결과를 통해 보여준다.

The newly designed sense amplifier in this paper has rail-to-rail input range achieving low power consumption. Reducing static power consumption generated due to DC path to ground is key element for low power consumption in this paper. The proposed sense amplifier performs power-saving operation using negative feedback circuit that controls the current flow with the newly added PMOS input terminal. As a simulation result, the proposed sense amplifier consumed about over 50 % efficiency of the average power consumed by the typical Rail-to-Rail sense amplifier.

키워드

참고문헌

  1. 박용식, 길규현, 송윤흡, "High-Speed Sense Amplifier를 위한 Positive Feedback회로 설계," 대한전자공학회 하계학술대회, 제33권, 제1호, 2010.
  2. H. B. Kang, S. K. Hong, H. Y. Chang, H. C. Park, N. K. Park, M. Y. Sung, J. H. Ahn, and S. J. Hong, "A Sense Amplifier Scheme with Offset Cancellation for Giga-bit DRAM," JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol. 7, No. 2, 2007, pp.67-75. https://doi.org/10.5573/JSTS.2007.7.2.067
  3. C. H. Shin, K. S. Cho, Y. S. Lee, J. H. Lee, K. S. Sohn, O. K. Kwon, "Color STN (CSTN) LCD Driver Integrated Circuit with Sense Amplifier of Non-Volatile Memory," JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol. 6, No. 2, 2006, pp,87-89 .
  4. K. Pagiatzis, and A. Sheikholeslami, "Content-Addressable Memory(CAM) Circuits and Architectures: A Tutorial and Survey," IEEE J. of Solid-State Circuits, vol. 41, no. 3, March 2006.
  5. S. Baeg, "Low Power Ternary Content- Addressable Memories (TCAM) Design Using Segmented Match-Line," IEEE Transactions on CAS-I: Regular Paper, Vol. 55, No. 6, JULY 2008, pp.1485-1493
  6. T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture," IEEE J. Solid-State Circuits, Vol. 28, Apr. 1993, pp.523-527, https://doi.org/10.1109/4.210039
  7. R. Jacob Baker, "CMOS Circuit Design, Layout and Simulation" 2nd edition John Wiley Sons Inc., 2005, pp.454-456
  8. B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, "Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier", IEEE J. Solid-State Circuits, Vol. 39, No. 6, July 2004., pp.1148-1151 https://doi.org/10.1109/JSSC.2004.829399