References
- 차지용, 차준영, 이성현, "RF MOSFET 성능의 최적화를 위한 Unit Finger Gate 폭에 대한 fT 및 fmax 종속성 분석, 전자공학회 논문지 제 45권 SD편 제 9호, pp.861-866, 2008.
- BSIM3v3 Manual, Department of Electrical Engineering and Computer Science, University of california, Berkeley, 1995.
- S. Lee, C. S. Kim, and H. K. Yu, "A small-signal RF model and its parameter extraction for substrate effects in RF MOSFETs," IEEE Trans. Electron Devices, vol. 48, pp. 1374-1379, July 2001. https://doi.org/10.1109/16.930654
- 이용택, 최문성, 구자남, 이성현, "Deep Submicron MOSFET 기판회로 파라미터의 바이어스 및 게이트 길이 종속 데이터 추출," 전자공학회 논문지 제 41권 SD편 제 12호, pp. 27-34, 2004.
- S. Lee, "A direct method to extract RF MOSFET model parameters using common source-gate and source drain configurations", Microwave and Optical Technology Letters, Vol. 50, No. 4, pp. 915-917, April 2008. https://doi.org/10.1002/mop.23231
- S. Lee and H. K. Yu, "A semianalytical parameter extraction of a SPICE BSIM3v3 for RF MOSFET's using S-parameters," IEEE Trans. Microwave Theory Tech., vol. 48, pp. 412-416, March 2000. https://doi.org/10.1109/22.826840
- S. Lee, C. S. Kim, and H. K. Yu, "Improved BSIM3v3 model for RF MOSFET IC simulation" Electronics Letters, vol. 36, no. 21, pp. 1818-1819, Oct. 2000. https://doi.org/10.1049/el:20001280
- C. C. Enz and Y. Cheng, "MOS transistor modeling for RF IC design," IEEE Trans. Solid-State Circuits, vol. 35, no. 2, Feb. 2000.
- BSIM4 Manual, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 2001.
- U. Mahalingam, S.C. Rustagi and G.S. Samudra, "Direct extraction of substrate network parameters for RF MOSFET modeling using a simple test structure", IEEE Electron Device Letters, vol. 27, no. 2, pp. 130-132, Feb. 2006. https://doi.org/10.1109/LED.2005.863132
- J. Cha, J. Cha, and S. Lee, "Uncertainty analysis of two-step and three-step methods for deembedding on-wafer RF transistor measurements," IEEE Trans. Electron Device, Vol. 55, pp. 2195-2201, 2008. https://doi.org/10.1109/TED.2008.926752
-
S. Lee, "Accurate RF extraction method for resistances and inductances of sub-
$0.1{\mu}m$ CMOS transistors", Electronics Letters, Vol. 41, No. 24, pp. 1325-1327, 2005. https://doi.org/10.1049/el:20053024