참고문헌
- S. Lai, "Non-Volatile Memory Technologies: The Quest for Ever Lower Cost," in IEDM Tech. Dig., pp. 11-16, San Francisco, CA, USA, 2008, Dec.
- K. Kim and D. Park, "The Future Outlook of Memory Devices," in Proc. 37th Eur. Solid State Device Res. Conf. (ESSDRC), p. 47, Muenchen, Germany, 2007, Sept.
- H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory," in VLSI Symp. Tech. Dig., pp. 14-15, Kyoto, Japan, 2007, June.
- Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, "Optimal Integration and Characteristics of Vertical Device for Ultra-high Density, Bit-Cost Scalable Flash Memory," in IEDM Tech. Dig., pp. 499-452, Washington DC, USA, 2007, Dec.
- J. Kim, A. J. Hong, M. Ogawa, S. Ma, E. B. Song, Y. S. Lin, J. Han, U. I. Chung, and K. L. Wang, "Novel 3-D Structure for Ultra High Density Flash Memory with VRAT (Vertical-Recess-Array- Transistor) and PIPE (Planarized Integration on the same PlanE)," in VLSI Symp. Tech. Dig., pp.122- 123, Hawaii, USA, 2008, June.
- Y. Komori, M. Kido, M. Kito, R. Katsumata, Y. Fukuzumi, H. Tanaka, Y. Nagata, M. Ishiduki, H. Aochi, and A. Nitayama, "Disturbless Flash Memory due to High Boost Efficiency on BiCS Structure and Optimal Memory Film Stack for Ultra High Density Storage Device," in IEDM Tech. Dig., pp. 851-854, San Francisco, CA, USA, 2008, Dec.
- J. Kim, A. J. Hong, S. M. Kim, E. B. Song, J. H. Park, J. Han, S. Choi, D. Jang, J. T. Moon, and K. L. Wang, "Novel Vertical-Stacked-Array- Transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (Solid State Drive)," in VLSI Symp. Tech. Dig., pp. 186- 187, Kyoto, Japan, 2009, June.
- W. Kim, S. Choi, J. Sung, T. Lee, C. Park, H. Ko, J. Jung, I. Yoo, and Y. Park, "Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage," in VLSI Symp. Tech. Dig., pp. 188- 189, Kyoto, Japan, 2009, June.
- K. T. Park, M. Kang, S. Hwang, D. Kim, H. Cho, Y. Jeong, Y. I. Seo, J. Jang, H. S. Kim, Y. T. Lee, S. M. Jung, and C. Kim, "A Fully Performance Compatible 45 nm 4-Gigabit Three Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bit-Line Structure," IEEE J. Solid- State Circuits, vol. 44, no. 1, pp. 208-216, Jan. 2009. https://doi.org/10.1109/JSSC.2008.2006437
- S. M. Jung, J. Jang,W. Cho, H. J. Cho, J. Jeong, Y. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M. S. Song, K. H. Kim, J. S. Lim, and K. Kim, "Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30 nm Node," in IEDM Tech. Dig., pp. 1-4, San Francisco, CA, USA, 2006, Dec.
- E. K. Lai, H. T. Lue, Y. H. Hsiao, J. Y. Hsieh, S. C. Lee, C. P. Lu, S. Y. Wang, L. W. Yang, K. C. Chen, J. Gong, K. Y. Hsieh, J. R. Liu, and C. Y. Lu, "A Highly Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory," in VLSI Symp. Tech. Dig., pp. 46-47, Hawaii, USA, 2006, June.
- H. T. Lue, T. H. Hsu, Y. H. Hsiao, S. P. Hong, M. T. Wu, F. H. Hsu, N. Z. Lien, S. Y. Wang, J. Y. Hsieh, L. W. Yang, T. Yang, K. C. Chen, K. Y. Hsieh, and C. Y. Lu, "A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device," in VLSI Symp. Tech. Dig., pp. 131-132, Hawaii, USA, 2010, June.
- M.-C. Jun, Y.-S. Kim, M.-K. Han, J.-W. Kim, and K.-B. Kim, "Polycrystalline silicon oxidation method improving surface roughness at the oxide/polycrystalline silicon interface," Appl.Phys. Lett., vol. 66, no. 17, pp. 2006-2008, April 1995
- K. Nakazawa, "Recrystallization of amorphous silicon films deposited by low-pressure chemical vapor deposition from Si2H6 gas," J. Appl. Phys., vol. 69, no. 3, pp. 1703-1706, Feb. 1991. https://doi.org/10.1063/1.347215
-
M.-K. Ryu, S.-M. Hwang, T.-H. Kim, K.-B. Kim, and S.-H. Min, "The effect of surface nucleation on the evolution of crystalline microstructure during solid phase crystallization of amorphous Si films on
$SiO_2$ ," Appl. Phys. Lett., vol. 71, no. 21, pp. 3063-3065, Nov. 1997. https://doi.org/10.1063/1.119437 - X.-Z. Bo, N. Y., S. R. Shieh, T. S. Duffy, and J. C. Sturm, "Large-grain polycrystalline silicon films with low intragranular defect density by low-temperature solid-phase crystallization without underlying oxide," J. Appl. Phys., vol. 91, no. 5, pp. 2910-2915, Mar. 2002. https://doi.org/10.1063/1.1448395
- D. N. Kouvatsos, A. T. Voutsas, and M. K. Hatalis, "High-Performance Thin-Film Transis tors in Large Grain Size Polysilicon Deposited by Thermal Decomposition of Disilane," IEEE Trans. Electron Devices, vol. 43, no. 9, pp. 1399- 1406, Sept. 1996. https://doi.org/10.1109/16.535325
- D. N. KOUVATSOS, A. T. VOUTSAS, and M. K. HATALIS, "Polycrystalline Silicon Thin Film Transistors Fabricated in Various Solid Phase Crystallized Films Deposited on Glass Substrates," J. Electron. Mater., vol. 28, no. 1, pp. 19-25, 1999. https://doi.org/10.1007/s11664-999-0189-5
- 민홍식, 박영준, 박병국, 신형철, "Nanocade와 함께하는 반도체 소자," 大英社, p. 337, 2005.
- S. Jagar, M. Chan, H. Wang, V. M. C. Poon, and A. M. Myasnikov, "Characterization of MOSFETs fabricated on large-grain polysilicon on insulator," Solid-State Electronics, vol. 45, no. 5, pp. 743-749, May 2001 https://doi.org/10.1016/S0038-1101(01)00031-4
- S. Jeon, J. H. Han, J. Lee, S. Choi, H. Hwang, and C. Kim, "Impact of Metal Work Function on Memory Properties of Charge-Trap Flash Memory Devices Using Fowler.Nordheim P/E Mode," IEEE Elec. Device Lett., vol. 27, no. 6, Jun. 2006.
- J. H. Kim, D. W. Kwon, J. S. Chang, S. W. Kim, J. C. Park, C. J. Kim, and B.-G. Park, " Investigation on the characteristics of stress-induced hump in amorphous oxide thin film transistors," Appl. Phys. Lett., vol. 99, no. 7, pp. 043502-1-043052-3, Jul. 2011. https://doi.org/10.1063/1.3606538