Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Numerical Analysis on the Design Variables and Thickness Deviation Effects on Warpage of Substrate for FCCSP

FCCSP용 기판의 warpage에 미치는 설계인자와 두께편차 영향에 대한 수치적 해석

  • Received : 2012.07.04
  • Accepted : 2012.09.27
  • Published : 2012.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, numerical analysis by finite element method, parameter design by the Taguchi method and ANOVA method were used to analyze about effect of design deviations and thickness variations on warpage of FCCSP substrate. Based on the computed results, it was known that core material in substrate was the most determining deviation for reducing warpage. Solder resist, prepreg and circuit layer were insignificant effect on warpage relatively. But these results meant not thickness effect was little importance but mechanical properties of core material were very effective. Warpage decreased as Solder resist and circuit layer thickness decreased but effect of prepreg thickness was conversely. Also, these results showed substrate warpage would be increased to maximum 40% as thickness deviation combination. It meant warpage was affected by thickness tolerance under manufacturing process even if it were met quality requirements. Threfore, it was strongly recommended that substrate thickness deviation should be optimized and controlled precisely to reduce warpage in manufacturing process.

본 논문에서는 FCCSP용 기판의 휨에 미치는 설계인자와 두께편차의 영향도를 분석하고 최적설계조건을 도출하기 위해 유한요소법에 의한 수치해석을 사용하였고 다구찌법에 의한 파라메타설계와 분산분석을 수행하였다. 해석 결과에 의하면 휨에 미치는 영향은 코어재료가 가장 크고 층별 두께(솔더레지스트, 프리프레그, 회로층)의 영향도는 낮은 것으로 분석되었다. 이때 솔더 레지스트와 프리프레그의 두께는 감소할수록 기판 휨은 감소하지만 회로층의 두께는 증가할수록 기판 휨이 감소하였다. 또한, 기판 휨에 대한 두께편차의 영향도 분석결과에 의하면 두께편차의 조합에 따라 기판휨은 최대 40%까지 증가하였다. 이것은 비록 개별 층의 두께편차가 기판품질 수준에 부합하더라도 두께편차 조합조건에 따라 기판 휨이 크게 달라질 수 있다는 것을 의미한다. 따라서, 제조공정에서 기판 휨을 줄이기 위해서 기판두께편차는 최적화되고 정밀하게 제어되어야 한다.

Keywords

References

  1. Mario A. Bolanos, "Semiconductor IC Packaging Technology Challenges:The Next Five Years", SPAY025, Texas Instruments.
  2. X. J. Fan, et al., "Design and optimization of thermo-mechanical reliability in wafer level packaging" Microelectronics reliab., 50(4), 536 (2010). https://doi.org/10.1016/j.microrel.2009.11.010
  3. Ming-Yi Tsi, et al., "Investgation of thermomechanical behaviors of flip chip BGA packages during manufacuring process and thermal cycling", IEEE Trans. Compon. Pack. -Technol. 27(3), 568 (2004). https://doi.org/10.1109/TCAPT.2004.831817
  4. Darveaux et al., "Reliability of Plastic Ball Grid Array Assembly", Ball Grid Array Technology, McGraw-Hill, New York (1995).
  5. Lau et al., "Electronic Packaging: Design, Materials, Process, and Reliability" McGraw-Hill, New York (1997).
  6. Zhang Wenge, et al., "The effects of underfill epoxy on warpage in flip-chip assembles", IEEE Trans. Compon. Pack. Manufact.Technol - Part A, 21(2), 323 (1998). https://doi.org/10.1109/95.705481
  7. R. Darveaux, C. Reichman, N. Islam, "Interface Failure in Lead Free Solder Joints", Proc. 56th Electronic Components and Technology Conference(ECTC) (2006).
  8. Seunghyun Cho, et al., "Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM", Microelectron Reliab., 48, 300 (2008). https://doi.org/10.1016/j.microrel.2007.06.001
  9. Lau John H, et al., "Effects of Build-Up Printed Circuit Board Thickness in the Solder Joint Reliability of a Wafer Level Chip Scale Package(WLCSP)", Trans. Comp. Packag. Technol., 25(1), 3 (2002). https://doi.org/10.1109/6144.991169
  10. Elva Lin, et al., "Advantage and challenge of coreless Flipchip BGA Microsystems", IMPACT, pp.346 (2007).
  11. Chiu Christine, et al., "Challenges of thin core PCB Flip Chip package on advanced Si Nodes", Proc. 57th Electronic Components and Technology Conference(ECTC) (2007).
  12. Cho et al., "New dummy design and stiffener on warpage reduction in Ball Grid Array Printed Circuit Board", Microelectronics Reliab., 50, 242 (2010). https://doi.org/10.1016/j.microrel.2009.10.009
  13. MARC 2011 user manual, Volume A : Theory and user information, (2011).
  14. 박성현, 현대실험계획법, 민영사, (2003).

Cited by

  1. 수치해석을 이용한 판넬과 스트립 및 유닛 레벨 반도체 패키지용 PCB의 열변형 해석 vol.26, pp.4, 2019, https://doi.org/10.6117/kmeps.2019.26.4.023
  2. 수치해석을 이용한 FCCSP용 Embedded PCB의 Cavity 구조에 따른 거동특성 연구 vol.27, pp.1, 2012, https://doi.org/10.6117/kmeps.2020.27.1.0067
  3. 수치해석을 이용한 Package on Package용 PCB의 Warpage 감소를 위한 Unit과 Substrate 레벨의 강건설계 연구 vol.28, pp.4, 2012, https://doi.org/10.6117/kmeps.2021.28.4.031