Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Design of an Integer-N Dual-Loop Phase.Delay Locked Loop

이중루프 위상.지연고정루프 설계

  • Received : 2011.02.22
  • Accepted : 2011.03.27
  • Published : 2011.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a dual-loop Integer-N phase-delay locked loop(P DLL) architecture has been proposed using a low power consuming voltage controlled delay line(VCDL). The P DLL can have the LF of one small capacitance instead of the conventional second or third-order LF which occupies a large area. The proposed dual-loop P DLL can have a small gain VCDL by controlling the magnitude of capacitor and charge pump current on the loop of VCDL. The proposed dual-loop P DLL has been designed based on a 1.8V $0.18{\mu}m$ CMOS process and proved by Hspice simulation.

본 논문에서는 전압제어지연단(Voltage Controlled Delay Line : VCDL)을 이용하여 기존의 위상고정루프와 다른 형태의 위상 지연고정루프(Phase Delay Locked Loop)를 제안하였다. 이 구조를 이용하여 기존의 위상고정루프의 2차 또는 3차 루프필터(Loop Filter)를 단하나의 커패시터로 구현하여 칩의 크기를 크게 줄였다. 새로이 제안하는 듀얼루프 위상 자연고정루프에서는 전압제어지연단 경로의 커패시터와 전하펌프의 전류 크기를 조절함으로서 작은 이득 값을 가지는 전압제어지연단을 사용할 수 있다. 제안된 회로는 $0.18{\mu}m$ CMOS 공정의 파라미터를 이용하여 Hspice로 시뮬레이션을 수행하고 회로의 동작을 검증하였다.

Keywords

Acknowledgement

Supported by : 부경대학교

References

  1. John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, and Manjusha Shankaradas, "Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL," IEEE JSSC, Vol. 38, No. 11, pp. 1795-1801, Nov. 2003.
  2. J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996. https://doi.org/10.1109/JSSC.1996.542317
  3. R. B. Staszewski and P. T. Balsara, ""Phase-domain all-digital phaselocked loop,"" IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005. https://doi.org/10.1109/TCSII.2004.842067
  4. Stefanos Sidiropoulos, and Mark A. Horowitz, ""A Semidigital Dual Delay-Locked Loop," IEEE JSSC vol. 32, no. 11, Nov. 1997.
  5. Abdulkerim L.Cobanm Mustafa H. Koroglu and Kashif A,ahmed, "A 2.5-3.125 Gb/s Quad Transceiver With Second-Order Analog DLL-Based CDRs," IEEE JSSC vol. 40, no. 9, Sep. 2005.
  6. Keng-Jan and Tai-Cheng Lee, "An 8-GHz to 10-GHz distributed DLL for multiphase clock generation," IEEE JSSC vol. 44, no. 9, Sep. 2009.
  7. 최영식, 손상우, "위상지연을 이용한 Integer-N 방식의 위상.지연고정루프 설계", 전자공학회, 47권 6호, pp. 51-56, 6월 2010.