JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Smart Bus Arbiter for QoS control in H.264 decoders

  • Lee, Chan-Ho (School of Electronic Engineering, Soongsil University)
  • Received : 2010.11.27
  • Accepted : 2011.02.07
  • Published : 2011.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

H.264 decoders usually have pipeline architecture by a macroblock or a 4 ${\times}$ 4 sub-block. The period of the pipeline is usually fixed to guarantee the operation in the worst case which results in many idle cycles and higher data bandwidth. Adaptive pipeline architecture for H.264 decoders has been proposed for efficient decoding and lower the requirement of the bandwidth for the memory bus. However, it requires a controller for the adaptive priority control to utilize the advantage. We propose a smart bus arbiter that replaces the controller. It is introduced to adjust the priority adaptively the QoS (Quality of Service) control of the decoding process. The smart arbiter can be integrated the arbiter of bus systems and it works when certain conditions are met so that it does not affect the original functions of the arbiter. An H.264 decoder using the proposed architecture is designed and implemented to verify the operation using an FPGA.

Keywords

References

  1. Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification. ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May, 2003.
  2. C.-Y. Tsai, T.-C. Chen, T.-W. Chen, L.-G. Chen, “Bandwidth Optimized Motion Compensation Hardware Design for H.264/AVC HDTV Decoder,” Proceedings of 48th Midwest Symposium on Circuits and Systems, Vol.2, pp.1199-1202, Aug.,7-10, 2005.
  3. M. Alle, J. Biswas, S. K. Nandyl, “High performance VLSI implementation for H.264 Inter/Intra prediction,” Proceedings of IEEE International Conference on Comsumer Electonics, pp.1-2, Jan., 2007.
  4. W.-N. Lie, H.-C. Yeh, T. C.-I. Lin, C.-F. Chen, "Hardware-efficient computing architecture for motion compensation interpolation in H.264 video coding," Proceedings of IEEE International Symposium on Circuits and Systems, Vol.3, pp. 2136-2139, May 23-26, 2005. https://doi.org/10.1109/ISCAS.2005.1465042
  5. C. Lee, “Design of Low Power H.264 Decoder using adaptive pipeline,” Journal of IEEK, Vol.47SD, No.9, pp.1-6 , Sep., 2010.
  6. C. Lee and S. Yang, “Design of an H.264 Decoder with Variable Pipeline and Smart Bus Arbiter,” Proceedings of 2010 International SoC Design Conference, pp.432-435, Oct., 22-23, 2010.
  7. T. N. Mudge, J. P. Hayes, D. C. Winsor, "Multiple Bus Architectures," IEEE Computer, Vol.20, No.6, pp.42-48, Jun., 1987. https://doi.org/10.1109/MC.1987.1663590
  8. A. B. Kovaleski, “High-speed bus arbiter for multiprocessors,” 1EE PROC, Vol. 130, Pt. E, No. 2, pp. 49-56, Mar., 1983.
  9. K. A. Kettler, J. P. Lehoczky, and J. K. Strosnider, "Modeling Bus Scheduling Policies for Real-time Systems," Proceedings of 16th IEEE Real-Time Systems Symposium, pp.242-253, Dec., 5-7, 1995. https://doi.org/10.1109/REAL.1995.495214
  10. K. Lahiri, A. Raghunathan, and G. Lakshminarayana, “LOTTERYBUS: A new high performance communication architecture for system-on-chip designs,” Design Automation Conference, pp.15-20, Jun., 2002
  11. S. Na, S. Yang, and C.-M. Kyung, “Low-Power Bus Architecture Composition for AMBA AXI,” Journal of Semiconductor Technology and Science, pp. 75-79, Vol.9, No.2, Jun., 2009 https://doi.org/10.5573/JSTS.2009.9.2.075
  12. S. M. Park, M. Lee, S. Kim, K.-S. Shin, I. Kim, H. Cho, H. Jung, D. Lee, “VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application,” ETRI Journal, Vol.28, No.4, Aug., 2006.
  13. T.-C. Chen, C.-Jr Lian, L.-G. Chen, “Hardware Architecture Design of an H.264/AVC Video Codec,” Proceedings of ASPDAC 2006, pp.750-757, Jan., 24-27, 2006.
  14. T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang C.-Y. Lee, “An $865-{\mu}W$ H.264/AVC Video Decoder for Mobile Applications,” Proceedings of ASSCC 2005, pp. 301-304, Nov., 1-3, 2005.

Cited by

  1. Debug Port Protection Mechanism for Secure Embedded Devices vol.12, pp.2, 2012, https://doi.org/10.5573/JSTS.2012.12.2.240
  2. 2-D Large Inverse Transform (16×16, 32×32) for HEVC (High Efficiency Video Coding) vol.12, pp.2, 2012, https://doi.org/10.5573/JSTS.2012.12.2.203
  3. A Real-time Compact Structured-light based Range Sensing System vol.12, pp.2, 2012, https://doi.org/10.5573/JSTS.2012.12.2.193
  4. An Efficient Technique to Protect AES Secret Key from Scan Test Channel Attacks vol.12, pp.3, 2012, https://doi.org/10.5573/JSTS.2012.12.3.286