Journal of Advanced Navigation Technology (한국항행학회논문지)

The Korean Navigation Institute (한국항행학회)
권호 표지
DOI QR코드

DOI QR Code

A Small-Area ISDB-T Time Deinterleaver Structure with Buffer Transformation

버퍼 변환을 이용한 저면적 ISDB-T 시간 디인터리버 구조

  • Kang, Hyeong-Ju (School of Computer Science and Engineering, Korea University of Technology and Education)
  • 강형주 (한국기술교육대학교 컴퓨터공학부)
  • Received : 2011.03.09
  • Accepted : 2011.04.30
  • Published : 2011.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a small-area ISDB-T time deinterleaver structure. ISDB-T is an mobile TV standard that is widely used in Japan and many South American countries. One of the strong points of the standard is the long interleaving depth, which enhance the communication performance. However, long interleaving requires many delay buffers, in other words many pointer registers. This paper reduces the number of pointer registers with the deinterleaver equivalent transformation. The experimental results show that the area is reduced with the proposed structure.

본 논문에서는 저면적 ISDB-T 시간 디인터리버 구조를 제안하였다. ISDB-T는 일본과 중남미에서 많이 사용되고 있는 이동형 TV 표준으로써 긴 인터리빙을 이용하여 다른 표준에 비해 높은 성능을 보이고 있다. 그러나 긴 인터리빙을 구현하기 위해서는 많은 지연 버퍼가 필요하다. 지연 버퍼들은 주소 레지스터가 있어야 하므로 주소 레지스터의 개수도 많아진다. 본 논문에서는 디인터리버의 등가 변환을 통해 주소 레지스터의 개수를 크게 줄이는 구조를 제안하였다. 실험 결과를 통해 디인터리버의 면적을 줄일 수 있음을 확인할 수 있었다.

Keywords

References

  1. Transmission system for digital terrestrial television broadcasting, ARIB STD B31.
  2. Y. Wu, E. Pliszka, B. Caron, P. Bouchard, and G. Chouinard, "Comparison of terrestiral DTV transmission systems: the ATSC 8-VSB, the DVB-T COFDM, and the ISDB-T BST-OFDM," IEEE Trans. Broadcasting, pp. 101-113, 2000. https://doi.org/10.1109/11.868925
  3. J. L. Ramsey, "Realization of optimum interleavers," IEEE Trans. Inform. Theory, pp. 338-345, 1970.
  4. M. Rim, "A VLSI architecture for convolutional deinterleavers," Proc. Int. Conf. Consumer Electronics, pp. 130-131, 1996.
  5. Y.-N. Chang, "A multibank memory-based VLSI architecture of DVB symbol deinterleaver," IEEE Trans. Very Large Scale Integration Systems, pp. 840-843, 2010.
  6. H. Yang, Y. Zhong, and L. Yang, "An FPGA prototype of a forward error (FEC) decoder for ATSC digital TV," IEEE Trans. Consumer Electronics, pp. 387-395, 1999.
  7. Y. You, J. Wang, M. Yu, and Y. Ye, "Design and implementation of concatenated decoder," International Workshop on Digital and Computational Video, pp. 135-142, 2002.
  8. K. Mori, M. Suzuki, Y. Ohara, S. Matsuo, and A. Asano, "Development of low power ISDB-T one-segment decoder by mobile multi-media engine SoC(S1G)," Asia and South Pacific Design Automation Conference, pp. 644-648, 2007.
  9. K. Fukuda, K. Watanabe, M. Ouchi, N. Tokunaga, and T. Kamada, "A 9mW OFDM demodulator LSI for narrow-bandwidth ISDB-T," IEEE International Conference on Consumer Electronics, pp. 90-91, 2003.
  10. M. Okada, T. Masaki, T. Iwasaki, and N. Ueno, "Narrowband OFDM receiver architecture for partial reception of ISDB-T signal," IEEE International Conference on Consumer Electronics, pp. 202-203, 2003.