Journal of Advanced Navigation Technology (한국항행학회논문지)

The Korean Navigation Institute (한국항행학회)
권호 표지
DOI QR코드

DOI QR Code

A DTMB Deinterleaver Structure to Reduce SDRAM Power Consumption with Data Pairing

데이터 페어링을 이용한 SDRAM의 전력 소모를 줄이는 DTMB 디인터리버 구조

  • Kang, Hyeong-Ju (School of Computer Science and Engineering, Korea University of Technology and Education)
  • 강형주 (한국기술교육대학교 컴퓨터공학부)
  • Received : 2011.03.09
  • Accepted : 2011.04.30
  • Published : 2011.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a DTMB deinterleaver structure to reduce SDRAM power consumption. DTMB, the Chinese digital TV standard, has a deinterleaver that consists of many long delay buffers. SDRAM is used for this deinterleaver. The proposed structure pairs data and transfer a pair with an SDRAM transfer. With the reduction of the SDRAM operation number, the proposed structure can save the SDRAM power consumption by around 35%.

본 논문에서는 SDRAM의 전력 소모를 줄이는 DTMB 디인터리버의 구조를 제안한다. DTMB는 중국의 디지털 TV 표준으로써, 길이가 긴 지연버퍼들로 이루어진 디인터리버를 가지고 있다. 이 디인터리버를 구현하려면 SDRAM이 필요하다. 본 논문에서는 디인터리버에서 데이터를 페어링하여 두 개의 데이터를 한 번에 SDRAM에 읽거나 쓰는 구조를 제안한다. 제안된 구조는 SDRAM을 동작시키는 횟수를 줄임으로써 SDRAM에서 소모되는 전력을 약 35% 줄일 수 있다.

Keywords

References

  1. Z. Yang, Z. Wang, J. Wang, J. Wang, K. Peng, F. Yang, and J. Song, "Technical review for Chinese future DTTB system," IEEE Vehicular Technology Conference Fall, pp. 1-6, 2010.
  2. J. L. Ramsey, "Realization of optimum interleavers," IEEE Trans. Inform. Theory, pp. 338-345, 1970. https://doi.org/10.1109/TIT.1970.1054443
  3. M. Liu, M. Crussiere, J.-F. Helard, and O. P. Pasquero, "Analysis and performance comparison of DVB-T and DTMB systems for terrestrial digital TV," Proc. Int. Conf. Communication Systems, pp. 1399-1404, 2008.
  4. Y. Zhong, H. Yang, and A. Prabhakar, "A VLSI implementation of a FEC decoding system for DTMB(GB20600-2006) standard," Proc. Int. Conf. ASIC, pp. 926-929, 2007.
  5. M. Rim, "A VLSI architecture for convolutional deinterleavers," Proc. Int. Conf. Consumer Electronics, pp. 130-131, 1996.
  6. Y.-N. Chang, "A multibank memory-based VLSI architecture of DVB symbol deinterleaver," IEEE Trans. Very Large Scale Integration Systems, pp. 840-843, 2010.
  7. H. Yang, Y. Zhong, and L. Yang, "An FPGA prototype of a forward error (FEC) decoder for ATSC digital TV," IEEE Trans. Consumer Electronics, pp. 387-395, 1999. https://doi.org/10.1109/30.793424
  8. Micron Technology, Inc., "SDRAM system-power calculator," http://www.micron.com/support/dram/ power_calc.html