DOI QR코드

DOI QR Code

A Study on Electric Characteristics of Silicon Implanted p Channel Polycrystalline Silicon Thin Film Transistors Fabricated on High Temperature

고온에서 제조된 실리콘 주입 p채널 다결정 실리콘 박막 트랜지스터의 전기 특성 변화 연구

  • Lee, Jin-Min (Institute of Research and Development, ElnT.Co.,Ltd.)
  • Received : 2011.02.18
  • Accepted : 2011.04.13
  • Published : 2011.05.11

Abstract

Analyzing electrical degradation of polycrystalline silicon transistor to applicable at several environment is very important issue. In this research, after fabricating p channel poly crystalline silicon TFT (thin film transistor) electrical characteristics were compare and analized that changed by gate bias with first measurement. As a result on and off current was reduced by variation of gate bias and especially re duce ratio of off current was reduced by $7.1{\times}10^1$. On/off current ratio, threshold voltage and electron mobility increased. Also, when channel length gets shorter on/off current ratio was increased more and thresh old voltage increased less. It was cause due to electron trap and de-trap to gate silicon oxide by variation of gate bias.

Keywords

References

  1. Czubatyj, W. Beglau, D. Himmler, R. Wicker, G. Jablo nski, and D. Guha, IEEE Elec. Dev. Lett., 10, 349 (1989). https://doi.org/10.1109/55.31753
  2. T. J. King, Active Matrix Liquid Crystal Displays, 80 (1995).
  3. Z. Yodasaka and H. Ohshima, Mat Res. Soc. Symp. Proc., 182, 333 (1990). https://doi.org/10.1557/PROC-182-333
  4. S. I. Hsieh, H. Y. Liang, C. J. Lin, Y. C. King, and H. T. Chen, IEEE Appl. Phy. Lett., 90, 183502 (2009).
  5. N. D. Young, A. Grill, and M. J. Edwards, Semi. Sci. Tech., 7, 1183 (1992). https://doi.org/10.1088/0268-1242/7/9/007
  6. I. W. Wu, W. B. Jackson, T. Y. Huang, A. G. Lewis, and A. Chiang, IEEE Elec. Dev. Lett., 11, 167. (1990). https://doi.org/10.1109/55.61785
  7. C. T. Sah, IEEE Trans. Elec. Dev., 11, 342 (1964).
  8. H. Oshima and S. Morozumi, IEDM Tech. Dig., 157 (1989).