Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 4.8-Gb/s QPSK Demodulator For 60-GHz WPAN

60GHz 대역 WPAN을 위한 4.8Gb/s QPSK 복조기

  • Kim, Du-Ho (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Choi, Woo-Young (Department of Electrical and Electronic Engineering, Yonsei University)
  • 김두호 (연세대학교 전기전자공학과) ;
  • 최우영 (연세대학교 전기전자공학과)
  • Received : 2010.10.19
  • Accepted : 2010.12.29
  • Published : 2011.01.25
Download PDF
⟨ Previous Next ⟩

Abstract

A mixed-mode QPSK demodulator for 60-GHz wireless personal area network application is demonstrated. In this work, mixed-mode QPKS demodulation scheme achieving low power consumption and small area is employed. The prototype chip realized by 60-nm CMOS Logic process can demodulate up to 4.8-Gb/s QPSK signals at 4.8-GHz carrier frequency. At this carrier frequency, the demodulator core consumes 54 mW from 1.2-V power supply while the chip area is $150{\times}150{\mu}m^2$. Using the fabricated chip, transmission and demodulation of 1.7-GSymbol/s QPSK signal in 60-GHz link is demonstrated.

60GHz 대역 wireless personal area network(WPAN)을 위한 QPSK 복조기를 보인다. Mixed-mode QPSK 복조방식을 이용하여 전력소모와 면적을 줄였다. 설계된 회로는 60nm CMOS Logic 공정을 통해 제작되었으며, 4.8GHz 캐리어에서 최대 4.8Gb/s의 QPSK신호를 복조할 수 있다. 이 주파수에서, 복조기는 1.2V전원에서 54 mW를 소모하며, $150{\times}150{\mu}m^2$의 면적을 차지한다. 제작된 칩을 이용하여, 60GHz 링크에서 1.7GSymbol/s QPSK신호의 송선 및 복조 실험결과를 보인다.

Keywords

References

  1. Wireless MAC and PHY Specifications for High Rate WPANs, IEEE Std. 802.15.3c, 2009.
  2. Duho Kim, Kwang-chun Choi, Young-Kwang Seo, Hyunchin Kim, and Woo-young Choi, "A 622-Mb/s mixed-mode BPSK demodulator using a half-rate bang-bang phase detector," IEEE Journal of Solid-State Circuits, vol. 43, issue 10, pp. 2284-2292, Oct. 2008.
  3. Kwang-Chun Choi, Duho Kim, Minsu Ko and Woo-Young Choi, "1-Gb/s mixed-mode BPSK demodulator using a half-rate linear phase detector for 60-GHz wireless PAN applications," IEEE ASSCC proceedings of Technical Papers, pp. 357-360, Nov. 2008.
  4. Jri Lee and Behzad Razavi, "A 40-Gb/s clock and data recovery circuit in $0.18-{\mu}$ CMOS technology," IEEE Journal of Solid-State Circuits, vol. 38, issue 12, pp. 2181-2190, Dec. 2003. https://doi.org/10.1109/JSSC.2003.818566
  5. Stefanos Sidiropoulos and Mark A. Horowitz, "A Semidigital Dual Delay-Locked Loop," IEEE Journal of Solid State Circuit, Vol 37, No. 11, pp. 1683-1692, Nov. 1997.
  6. Jonathan E. Rogers and John R. Long, "A 10-Gb/s CDR/DEMUX With LC Delay Line VCO in 0.18-?m CMOS," IEEE Journal of Solid State Circuit, Vol 37, No. 12, pp. 1781-1789, Dec. 2002. https://doi.org/10.1109/JSSC.2002.804337