Journal of Korea Multimedia Society (한국멀티미디어학회논문지)

Korea Multimedia Society (한국멀티미디어학회)
권호 표지
DOI QR코드

DOI QR Code

An Efficient Architecture Design of Low Complexity in Quantization of H.264/AVC

  • Lama, Ramesh Kumar (Dept. of Info. & Comm. Engr., Chosun University) ;
  • Yun, Jung-Hyun (Dept. of Photoelectronics Information, Chosun College of Science & Technology) ;
  • Kwon, Goo-Rak (Dept. of Info. & Comm. Engr., Chosun university)
  • Received : 2011.05.14
  • Accepted : 2011.08.26
  • Published : 2011.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

An efficient architecture for the reduction of complexity in forward quantization of H.264/AVC is presented in this paper. Since the multiplication operation in forward quantization plays crucial role in complexity of algorithm. More efficient quantization architecture with simplified high speed multiplier is proposed. It uses the modification of the quantization operation and the high speed multiplier is applied for simplification of quantization process.

Keywords

References

  1. Wiegand, T., Sulivan, G. J., Bjontegaard, and G. Luthra, A., "Overview of H.264/AVC Video Coding Standard," IEEE Trans. Circuits Syst. Video Techno, 13(7), pp. 560-576, 2003. https://doi.org/10.1109/TCSVT.2003.815165
  2. Iain E.G. Richardson, "H.264 and MPEG -4 Video Compression," John Wiley & Sons, 2003.
  3. Yong-Hwan Kim, Je-Woo Kim, Tae-Wan Kim, and Byeongho Choi, "Optimization of H.264 Encoder using SIMD Instructions," Proceeding of KMMS Conference, pp.175-178, Nov. 2003.
  4. Zhang Y., Jiang G., Yi W., Li. F., Jiang Z., and Liu W., "Low-Complexity Quantization for H.264/AVC," J. Real-Time Image Proc., 4, pp. 3-12, 2009. https://doi.org/10.1007/s11554-008-0098-5
  5. G.A. Ruiz1 and J.A. Michell, "Low-Cost VLSI Architecture Design for Forward Quantization of H.264/AVC" Proc. of SPIE Vol. 6590, pp. 1-12, 2007.
  6. Y. W. Huang, B. Y. Hsieh, T. C. Chen, and L. G. Chen, "Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Code," IEEE trans. on circuits and systems for video technology, Vol.15, No.3, 2005.
  7. S. M. Kang, "Accurate Simulation of Power Dissipation in VLSI Circuits," IEEE J ournal of Solid-State Circuits, Vol.21, No.5, pp. 889-891, 1986. https://doi.org/10.1109/JSSC.1986.1052622
  8. T. Kuroda, "Low-Power High-Speed CMOS VLSI Design," Proc. of IEEE International Conf. on Computer Design, pp. 310-315, 2002.
  9. R. Burch, F.N. Najm, P. Yang, and T.N. Trick, "A Monte Carlo Approach for Power Estimation," IEEE Transactions on VLSI Systems, Vol.1(1), pp. 63-71, 1993. https://doi.org/10.1109/92.219908
  10. Michael N. Michael, and Kenneth W. Hsu, "A Low Power Design of Quantization for H.264 Video Coding Standard," IEEE International SOC Conference 2008, issue 17-20, pp. 201- 204, 2008.