References
- C. Boit, R.Schlangen, U.Kerst, and T.Lundquest, "Physical Techniques for Chip-Backside IC Debug in Nanotechnologies," IEEE Design & Test of Computers, 2008, pp.250-257.
- C. Boit, ''Fundamentals of Photon Emission (PEM) in Silicon- Electroluminescence for Analysis of Electronic Circuit and Device Functionality,'' Microelectronics Failure Analysis Desk Reference, 5th ed., ASM Int'l, pp.356-368, 2004.
- J. A. Kash and J. C. Tsang, "Dynamic Internal Testing of CMOS Circuits Using Hot Luminescence," IEEE Electron Device Lett., Vol.18, No.7, pp.330- 332, 1997. https://doi.org/10.1109/55.596927
- J. Tsang, J. Kash, and D. Vallett, "Picosecond Imaging Circuit Analysis," IBM J. Res. Develop., 44(4) pp.583-603 , 2000. https://doi.org/10.1147/rd.444.0583
- F. Stellari, A. Tosi, F. Zappa, and S. Cova, "CMOS circuit testing via time-resolved luminescence measurements and simulations," IEEE Trans. Instrum. Measur., Vol.53, No.1, pp.163-169, Feb., 2004. https://doi.org/10.1109/TIM.2003.822195
- E. I. Cole Jr., J. M. Soden, J. L. Rife, D. L. Barton, and C. L. Henderson, "Novel Failure Analysis Techniques Using Photon Probing in a Scanning Optical Microscope," Proc. International Reliability Physics Symposium (IRPS), pp.388-398, Apr., 1994.
- E. I. Cole Jr., P. Tangyunyong, D. A. Benson, and D. L. Barton, "TIVA and SEI Developments for Enhanced Front and Backside Interconnection Failure Analysis," Proc. European Symposium on Reliability of Electron Devices (ESREF), pp.991- 996, Oct., 1999.
- K. Nikawa and S. Inoue, "New Capabilities of OBIRCH Method for Fault Localization and Defect Detection," Proc. Sixth Asian Test Symposium (ATS), pp.214-219, Jul., 1997.
- W. Chunlei, L. Zhai, W. Wang, G. Song, L. Jinglong, Y. Joe, and M. Motohiko, "Defect Localization Using Photon Emission Microscopy Analysis with the Combination of OBIRCH Analysis," 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp.1-6, 2010.
- F. Stellari, F. Zappa, S. Cova, and L. Vendrame, "Tools for non-invasive optical characterization of CMOS circuits," IEDM Tech. Dig., pp.487-490, 1999.
- A Tosi, A Dalla Mora, F Pozzi, and F Zappa, "Modeling and Probing Hot-Carrier Luminescence From MOSFETs," IEEE Electron Device Lett., Vol.29, No.4, Apr., 2008.
- Michael J.Y. Williams and James B. Angell, "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic," IEEE Trans. Comput., Vol.22, No.1, pp.46-60, Jan., 1973. https://doi.org/10.1109/T-C.1973.223600
- M. Matsui, H. Hara, Y. Uetani, L. Kim, T. Nagamatsu, and et al., "A 200 MHz 13mm2 2D DCT macrocell using sense-amplifying pipeline flip-flop scheme," IEEE J.Solid-State Circuits, Vol.29, No.12, pp.1482-1490, Dec., 1994. https://doi.org/10.1109/4.340421