The Journal of Korean Institute of Electromagnetic Engineering and Science (한국전자파학회논문지)

The Korean Institute of Electromagnetic Engineering and Science (한국전자파학회)
권호 표지
DOI QR코드

DOI QR Code

Design and Fabrication of a Offset-PLL with DAC

DAC를 이용한 Offset-PLL 설계 및 제작

  • Published : 2011.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we designed a frequency synthesizer with a low phase noise and fast lock time and excellent spurious characteristics using the offset-PLL(Phase Locked Loop) that is used in GSM(Global System for Mobile communications). The proposed frequency synthesizer has low phase noise using three times down conversion and third offset frequency of this synthesizer is created by DDS(Direct Digital Synthesizer) to have high frequency resolution. Also, this synthesizer has fast switching speed using DAC(Digital to Analog Converter). but phase noise degraded due to DAC. we improved performance using the DAC noise filter.

본 논문은 GSM(Global System for Mobile communications)에서 주로 사용되는 Offset-PLL(Phase Locked Loop) 방식을 사용하여 낮은 위상 잡음과 빠른 위상 고정 시간, 우수한 불요파 특성을 갖는 주파수 합성기를 설계 제작하였다. 제안된 주파수 합성기의 구조는 3번의 주파수 하향 변환을 통해 낮은 위상 잡음 갖도록 하였으며, 높은 주파수 해상도를 갖도록 세 개의 offset 주파수중 최종 offset 주파수를 DDS(Direct Digital Synthesizer)를 이용하여 생성하였다. 또한, 빠른 스위칭 속도를 가질 수 있도록 DAC(Digital to Analog Converter)를 사용하였다. DAC 사용에 따른 위상 잡음 열화를 줄이기 위해 DAC 노이즈 제거를 위한 필터를 설계하여 성능을 개선하였다.

Keywords

References

  1. F. M. Gardner, Phase Lock Techniques, Wiley, New York, pp. 104-106, 1966.
  2. U. L. Rohde, "Synthesizer design for microwave applications", Synergy Microwave Corporation, pp. 1-51.
  3. C. F. Lee, S. T. Peng, "Systematic analysis of the offset-PLL output spur spectrum", IEEE Tans., vol. 53, no. 9, pp. 3034-3034, 2004. https://doi.org/10.1109/TMTT.2005.854221
  4. J, H. Choi, M. S. Kim, S. H Shin, and Y. G. Yang, "Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques", Microwave Conference, vol. 53, no. 9, pp. 1409-1412, Dec. 2009.
  5. H. G. Ryu, Y. S. Li, and J. S. Park, "Nonlinear analysis of the phase noise in the OFDM communication system", IEEE Tans., vol. 50, no. 1, pp. 54-63, 2004. https://doi.org/10.1109/TCE.2004.1277841
  6. K. J. Song, J. I. Lee, and H. S. Shim, "Frequency synthesizer using dual offset mixing for low phase noise and narrow resolution", IEEE International Frequency Control Symposium and Exposition., vol. 53, no. 9, pp. 224-227, Jun. 2006.

Cited by

  1. Design and Fabrication of YTO Module for Wideband Frequency Synthesizer vol.23, pp.11, 2012, https://doi.org/10.5515/KJKIEES.2012.23.11.1280
  2. Design and Fabrication of Wideband Low Phase Noise Frequency Synthesizer Using YTO vol.24, pp.11, 2013, https://doi.org/10.5515/KJKIEES.2013.24.11.1074
  3. A Low Phase-Noise Ka-Band Hybrid Frequency Synthesizer for Millimeter Wave Seeker vol.22, pp.11, 2011, https://doi.org/10.5515/KJKIEES.2011.22.11.1117
  4. Improvement of Phase Noise in Frequency Synthesizer with Dual PLL vol.25, pp.9, 2014, https://doi.org/10.5515/KJKIEES.2014.25.9.903
  5. Design and Modeling of a DDS Driven Offset PLL with DAC vol.12, pp.5, 2012, https://doi.org/10.7236/JIWIT.2012.12.5.1