ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Dual-Port SDRAM Optimization with Semaphore Authority Management Controller

  • Kim, Jae-Hwan (Department of Electronics and Computer Engineering, Hanyang University) ;
  • Chong, Jong-Wha (Department of Electronics and Computer Engineering, Hanyang University)
  • Received : 2009.05.06
  • Accepted : 2009.11.05
  • Published : 2010.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes the semaphore authority management (SAM) controller to optimize the dual-port SDRAM (DPSDRAM) in the mobile multimedia systems. Recently, the DPSDRAM with a shared bank enabling the exchange of data between two processors at high speed has been developed for mobile multimedia systems based on dual-processors. However, the latency of DPSDRAM caused by the semaphore for preventing the access contention at the shared bank slows down the data transfer rate and reduces the memory bandwidth. The methodology of SAM increases the data transfer rate by minimizing the semaphore latency. The SAM prevents the latency of reading the semaphore register of DPSDRAM, and reduces the latency of waiting for the authority of the shared bank to be changed. It also reduces the number of authority requests and the number of times authority changes. The experimental results using a 1 Gb DPSDRAM (OneDRAM) with the SAM controllers at 66 MHz show 1.6 times improvement of the data transfer rate between two processors compared with the traditional controller. In addition, the SAM shows bandwidth enhancement of up to 38% for port A and 31% for port B compared with the traditional controller.

Keywords

References

  1. C.G. Hwang, "New Paradigms in the Silicon Industry," IEDM Tech. Dig., 2006, pp.1-8.
  2. J. Kim et al., "A 512 Mb Two-Channel Mobile DRAM (OneDRAM) with Shared Memory Array," IEEE J. Solid-State Circuits, vol. 43, no. 11, Nov. 2008, pp. 2381-2389. https://doi.org/10.1109/JSSC.2008.2004523
  3. X. Zhang et al., "Evaluating and Designing Software Mutual Exclusion Algorithms on Shared-Memory Multiprocessors," IEEE Parallel and Distributed Technology: Systems & Applications, vol. 4, Mar. 1996, pp. 25-42.
  4. R.T. Jacob and I.P. Page, "Synthesis of Mutual Exclusion Solutions Based on Binary Semaphores," IEEE Trans. Software Engineering, vol. 15, May 1989, pp. 560-568. https://doi.org/10.1109/32.24705
  5. H. Yang et al., "Performance Evaluation and Optimization of Dual-Port SDRAM Architecture for Mobile Embedded Systems," CASES'07, Sept. 30, 2007, pp. 53-57.
  6. JEDEC Standard, Double Data Rate (DDR) SDRAM Specification, 2005.
  7. The SDRAM controller IP of Lattice Semiconductor Corporation. Available: http://www.latticesemi.com
  8. M. Dasygenis et al., "A Combined DMA and Application-Specific Prefetching Approach for Tackling the Memory Latency Bottleneck," IEEE Trans. VLSI Systems, vol. 14, Mar. 2006, pp. 279-291. https://doi.org/10.1109/TVLSI.2006.871759
  9. NOVA: a H.264/AVC Baseline Decoder Specification. Available: http://www.opencores.org
  10. YUV 4:2:0 Video Sequences of Video Traces Research Group. Available: http://trace.eas.asu.edu