Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Development of Switched-Capacitor Sigma-Delta Modulator for Automotive Radars

차량 레이더용 스위치 커패시터 시그마-델타 변조기 개발

  • 류지열 (부경대학교 정보통신공학과) ;
  • 노석호 (안동대학교 전자공학과)
  • Received : 2010.03.17
  • Accepted : 2010.05.13
  • Published : 2010.08.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new switched-capacitor sigma-delta modulator for automotive radars. Developed modulator is used to perform high-resolution analog-to-digital conversion (ADC) of high frequency band signal in a radar system. It has supply voltage of 2.7V, and has body-effect compensated switch configuration with low voltage and low distortion. The modulator has been implemented in a $0.25{\mu}m$ double-poly and triple-metal standard CMOS process, and it has die area of $1.9{\times}1.5mm^{2}$. It showed better total harmonic distortion of 20dB than the conventional bootstrapped circuit at the supply voltage of 2.7V.

본 논문에서는 차량 레이더용 새로운 형태의 스위치 커패시터 시그마-델타 변조기를 제안한다. 개발된 변조기는 차량 레이더 시스템에서 고주파 대역 신호의 고해상도 데이터 변환, 즉 아날로그-디지털변환을 수행하는데 사용된다. 2.7V의 저전압 동작이 가능하며, 저 왜곡 특성을 가진 몸체효과 보상형 스위치 구조를 가진다. 이러한 변조기는0.25 마이크론 이중 폴리 3-금속 표준 CMOS 공정으로 제작되었고, $1.9 {\times}1.5mm^{2}$ 의 다이 면적을 차지한다. 제안된 회로는 2.7V의 동작 전압에서 기존의 부트스트랩형 회로보다 약 20dB 향상된 우수한 총 고조파 왜곡 특성을 보였다.

Keywords

References

  1. Vipul Jain et. al., "A Single-Chip Dual-Band 22-to-29GHz/77-to-81GHz BiCMOS Transceiver for Automotive Radars," 2009 IEEE International Solid-State Circuits Conference, pp. 308-309, February 2009.
  2. Stephane Pinel et. al., "A 90nm CMOS 60GHz Radio," 2008 IEEE International Solid-State Circuits Conference, pp. 130-131,601, February 2008.
  3. Yoichi Kawano et. al., "A 77GHz Transceiver in 90nm CMOS," 2009 IEEE International Solid-State Circuits Conference, pp. 310-311, February 2009.
  4. J.-Y. Ryu and S.-H. Noh, "Development of the New Third-Order Cascaded Sigma-Delta Modulator," Conference of the Korean Institute of Maritime Information & Communication Science, Vol. 10, No. 2, pp. 835-838, October 2006.
  5. S. Espejo et al, A 0.8-μm CMOS programmable Analog-Array-Processing Vision Chip with Local Logic and Image Memory, Proceedings of European Solid-State Cirucits Conference, pp. 280-283, 1996.
  6. P. R. Gray, Analog ICs in the Submicron Era: Trends and Perspectives, Proceedings of IEEE Electron Devices Meeting, pp. 5-9, 1987.
  7. B. E. Boser and B. A. Wooley, The Design of Sigma-Delta Modulation Analog-to- Digital Converters, IEEE J. of Solid-State Circuits, vol. sc-23, no. 4, pp. 1298-1308, Dec. 1988.
  8. S. Rabii and B. A. Wooley, The Design of Low-Voltage, Low-Power Sigma-Delta Modulators. Boston: Kluwer Academic Publishers, 1999.
  9. J. C. Candy, A Use of Double Integration in Sigma-Delta Modulation, IEEE Trans. on Communications, vol. 33, pp. 249-258, Mar. 1985. https://doi.org/10.1109/TCOM.1985.1096276
  10. D. B. Ribner, A Comparison of Modulator networks for High-Order Oversampled Analog-to-Digital Converters, IEEE Trans. on Circuits and Systems, vol. 38, pp. 145-159, Feb. 1991. https://doi.org/10.1109/31.68293