The Transactions of the Korean Institute of Power Electronics (전력전자학회논문지)

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

Implementation of an FPGA-based Multi-Carrier PWM Techniques for Multilevel Inverter

FPGA기반 멀티레벨 인버터의 다중 반송신호 PWM 기법 구현

  • 전태원 (울산대 전기전자정보시스템공학부) ;
  • 이홍희 (울산대 전기전자정보시스템공학부) ;
  • 김흥근 (경북대 전기공학과) ;
  • 노의철 (부경대 전기공학과)
  • Received : 2010.06.08
  • Accepted : 2010.07.15
  • Published : 2010.08.20
Download PDF
⟨ Previous Next ⟩

Abstract

Multi-level inverters have drawn much of attention in recent years because it can meet the demand of high power applications and good power quality associated with reduced harmonic distortion. As the number of voltage level increases, field programmable gate arrays (FPGAs) are suitable for the implementation of multi-level modulation algorithm. This paper proposes the implementation method for generating PWM pulses at the three phase diode clamped five-level inverter using FPGA. The strategy for communicating stably the data of three-phase reference voltages between the DSP and FPGA is suggested. The techniques for generating PWM signals based on a multi-carrier modulation method are carried out through the experiments with 32-bit DSP and Cyclone-III FPGA.

멀티레벨 인버터는 대용량 전력변환 분야의 요구를 만족하면서 파형왜곡을 감소시켜 전력품질 향상시킬 수 있으므로 근래에 상당히 주목받고 있다. 그런데 전압레벨이 증가함에 따라 복잡한 PWM 알고리즘을 구현하는데 FPGA가 적합하다. 본 논문에서는 FPGA로 5-레벨 다이오드 클램핑형 멀티레벨 인버터의 PWM 신호발생 기법을 제시한다. 유도전동기 제어용 DSP와 FPGA사이에 3상 기준전압 값을 안정되게 전송하는 기법을 제시한다. 32-비트 DSP와 cyclone-III FPGA를 사용한 실험 및 시뮬레이션을 통하여 반송신호 발생 방법으로 PWM 신호를 발생시키는 기법의 타당성을 검증한다.

Keywords

References

  1. A.Nahae, I.Takahashi, and H.Akagi, "A New neutralpoint- clamped PWM Inverter", IEEE Trans. Ind. Appl. Vol. 17, No. 5, pp. 518-532, 1981, Sep./Oct.
  2. B.Singh, B.N.Singh, A.Chandra, K.A1-Haddad, A.Pandey, and D.Kothari, "A review of three-phase improved power quality AC-DC converters", IEEE Trans. Ind. Electron., Vol. 51, No. 3, pp. 641-660, 2004, Jun. https://doi.org/10.1109/TIE.2004.825341
  3. J.Rodriguez, J.Lai, and F.Z.Peng, "Multilevel inverters: A survey of topologies, controls, and applications", IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724-738, 2002, Aug. https://doi.org/10.1109/TIE.2002.801052
  4. J.J.Rodriguez-Andina, M.J.Moure, and M.D.Valdes" Features, design tools, and application domains of FPGAs", IEEE Trans. Ind. Electron., Vol. 54, No. 4, pp. 1810-1823, 2007, Aug. https://doi.org/10.1109/TIE.2007.898279
  5. C.Sanabria, S.Ramiex, V.Cardenas, and J.Arau, "PWM Switching Patterns Optimization for Multilevel Inverter Using a FPGA", in Proc., IEEE-CIET, pp. 207-211, 2004.
  6. S.Mekhilef and A.Masaoud, "Xilinx FPGA Based Multilevel PWM Single Phase Inverter", in Proc., IEEE-ICIT, pp. 259-264, 2006.
  7. O.Lopez, J.Alvarez, J.D.Gandoy, F.D.Freijedo, A. Nogueiras, A.Lago, and C.M.Panalver, "Comparsion of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms", IEEE Trans. Ind. Electron., Vol. 55, No. 4, pp. 1537-1547, 2008, April. https://doi.org/10.1109/TIE.2008.917159
  8. O.Lopez, J.Alvarez, J.D.Gandoy, and F.D.Freijedo, "Multilevel Multiphase Space Vector PWM Algorithm", IEEE Trans. Ind. Electron., Vol. 55, No. 5, pp. 1933-1942, 2008, May. https://doi.org/10.1109/TIE.2008.918466
  9. L.Franquelo, M.Prats, R.Portillo, J.Galvan, M.Perales, J.Carrasco, E.Diez, and J,Jimenez, "Three-dimensional space-vector modulation algorithm for four-leg multilevel converters using abc coordinates", IEEE Trans. Ind. Electron., Vol. 53, No. 2, pp. 458-466, Apr. https://doi.org/10.1109/TIE.2006.870884
  10. N.A.Azli and P.Y.Lim, "Implementation of a Single-carrier Multilevel PWM Technique Using Field Programmable Gate Array (FPGA)", in Proc., IEEE-PEDS, 2007, pp. 836-841, 2006.

Cited by

  1. A New Multilevel Inverter of H-bridge Topology using Bidirection Switch vol.17, pp.4, 2012, https://doi.org/10.6113/TKPE.2012.17.4.291