The Journal of the Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회논문지)

The Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회)
권호 표지

Design of Efficient FFT Processor for IEEE 802.16e Mobile WiMax Systems

IEEE 802.16e Mobile WiMax 시스템을 위한 효율적인 FFT 프로세서 설계

  • 박윤옥 (한국전자통신연구원) ;
  • 박종원 (충남대학교 공과대학 정보통신공학과)
  • Received : 2010.03.18
  • Published : 2010.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, an area-efficient FFT processor is proposed for IEEE 802.16e mobile WiMax systems. The proposed scalable FFT processor can support the variable length of 128, 512, 1024 and 2048. By reducing the required number of non-trivial multipliers with mixed-radix (MR) and multi-path delay commutator (MDC) architecture, the complexity of the proposed FFT processor is dramatically decreased without sacrificing system throughput. The proposed FFT processor was designed in hardware description language (HDL) and synthesized to gate-level circuits using 0.18um CMOS standard cell library. With the proposed architecture, the gate count for the processor is 46K and the size of memory is 64Kbits, which are reduced by 16% and 27%, respectively, compared with those of the 4-channel radix-2 MDC (R2MDC) FFT processor.

본 논문에서는 IEEE 802.16e mobile WiMax 시스템을 위한 효율적인 FFT 프로세서 구조를 제안한다. 제안된 scalable FFT/IFFT 프로세서는 128/512/1024/2048-point FFT 연산을 가변적으로 수행할 수 있다. 또한 mixed radix (MR) 기법과 multi- path delay commutator (MDC) 구조를 사용하여 비단순 승산을 줄임으로써 기존의 설계 구조에 비해 시스템 수율 변화 없이 하드웨어 복잡도를 크게 감소시켰다. 제안된 scalable FFT/IFFT 프로세서는 하드웨어 설계 언어 (HDL)를 이용하여 설계 되었고, 0.18um CMOS 스탠다드 셀 라이브러리를 이용하여 논리 합성되었다. 논리 합성 결과 4채널 radix-2 MDC (R2MDC) FFT 프로세서와 비교시 16% 감소된 게이트 수와 27% 감소된 메모리로 구현 가능함이 확인되었다.

Keywords

References

  1. IEEE Std. 802.16e, "Local and Metropolitan Area Networks-Part 16: Air Interface for Fixed Broad -band Wireless Access System", Oct. 2004.
  2. G. L. Stuber, J. R. Barry, S. W. McLaughlin, Y. Li, M. A. Ingram, and T. H. Pratt, "Broadband MIMO-OFDM wireless communications," Proc. IEEE, vol. 92, no. 2, pp. 271-297, Feb. 2004.
  3. Y. W. Lin, and C. Y. Lee, "Design of an FFT/ IFFT processor for MIMO OFDM systems," IEEE Trans. on Circuits and Systems, vol. 54, no. 4, pp. 807-815, Apr. 2007. https://doi.org/10.1109/TCSI.2006.888664
  4. S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," Proc. IEEE URSI Int. Signals, Systems, and Electron., vol. 2, PP. 257-262, Oct. 1998.
  5. T. Sansaloni, A. Perex-Pascual, V. Torres and J. Valls, "Efficient pipeline FFT processors for WLAN MIMO-OFDM systems," Electronics Letters, vol. 41, no. 19, pp. 1043-1044, Sep. 2005. https://doi.org/10.1049/el:20052597
  6. Y. Jung, H. Yoon, and J. Kim, "New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications," IEEE Trans. Consum., Electron., vol. 49, no. 1, pp. 14-20, Feb. 2003. https://doi.org/10.1109/TCE.2003.1205450
  7. S. Lee, Y. Jung, and J. Kim, "Low complexity pipeline FFT processor for MIMO-OFDM systems," IEICE Electronics Express, vol. 4, no. 23, pp. 750-754. Dec. 2007. https://doi.org/10.1587/elex.4.750