Journal of electromagnetic engineering and science

The Korean Institute of Electromagnetic Engineering and Science (한국전자파학회)
권호 표지
DOI QR코드

DOI QR Code

A Parallel Coupled QVCO and Differential Injection-Locked Frequency Divider in 0.13 μm CMOS

  • Park, Bong-Hyuk (Mobile RF Research Team, Electronics and Telecommunications Research Institute) ;
  • Lee, Kwang-Chun (Mobile RF Research Team, Electronics and Telecommunications Research Institute)
  • Received : 2009.11.27
  • Published : 2010.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

A fully integrated parallel-coupled 6-GHz quadrature voltage-controlled oscillator (QVCO) has been designed. The symmetrical parallel-coupled quadrature VCO is implemented using 0.13-${\mu}m$ CMOS process. The measured phase noise is -101.05 dBc/Hz at an offset frequency of 1 MHz. The tuning range of 710 MHz is achieved with a control voltage ranging from 0.3 to 1.4 V. The average output phase error is about $1.26^{\circ}$ including cables and connectors. The QVCO dissipates 10 mA including buffer from the 1.5 V supply voltage. The output characteristic of the differential injection-locked frequency divider (DILFD), which has similar topology to the QVCO, is presented.

Keywords

References

  1. J. Crols, M. S. J. Steyaert, "Low-IF topologies for high-performance analog front ends of fully integrated receivers", IEEE Trans. Circuits Systems, II, vol. 45, pp. 269-282, Mar. 1998. https://doi.org/10.1109/82.664233
  2. J. P. Maligeorgos, J. R. Long, "A low-voltage 5.1-5.8-GHz image reject receiver with wide dynamic range", IEEE J. Solid-Stage Circuits, vol. 35, pp. 1917-1926, Dec. 2000. https://doi.org/10.1109/4.890305
  3. J. Crols, M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology", IEEE J. Solid-State Circuits, vol. 30, pp. 1483-1492, Dec. 1995. https://doi.org/10.1109/4.482196
  4. A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, "A 900 MHz CMOS LC-oscillator with quadrature outputs", IEEE ISSCC Tech. Dig., San Francisco, CA, pp. 392-393, Feb. 1996. https://doi.org/10.1109/ISSCC.1996.488731
  5. J. -H. Chang, C. -K. Kim, "A symmetrical 6-GHz fully integrated cascode coupling CMOS LC quadrature VCO", IEEE Microw. Wireless Compon. Lett., vol. 15, no. 10, pp. 724-726, Oct. 2005. https://doi.org/10.1109/LMWC.2005.858997
  6. Pietro Andreani, Andrea Bonfanti, Luca Romano, and Carlo Samori, "Analysis and design of a 1.8- GHz CMOS LC quadrature VCO", IEEE J. of Solid- State Circuits, vol. 37, no. 12, Dec. 2002. https://doi.org/10.1109/JSSC.2002.804352
  7. P. Kinget, "Integrated GHz voltage controlled oscillators", in Analog Circuit Design, W. Sansen, J. Huijsing, and R. van de Plassche, Eds. Norwell, MA: Kluwer, 1999.
  8. Geum-Young Tak et al., "A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications", IEEE J. Solid-State Circuits, vol. 40, pp. 1671-1679, Aug. 2005. https://doi.org/10.1109/JSSC.2005.852421
  9. Yen Ju The, Yuanjin Zheng, and Wooi Gan Yeoh, "A 0.$18-{\mu}m$ CMOS 8-GHz quadrature VCO for UWB application", 2007 IEEE International Conference on Ultra-Wideband, pp. 636-641, Sep. 2007. https://doi.org/10.1109/ICUWB.2007.4381022