References
- Suhir E., "The future of microelectronics and photonics and the role of mechanics and materials", ASME J Electron Packag 120, pp. 1-11, 1998. https://doi.org/10.1115/1.2792280
- Chiang KN, Liu ZN, Peng CT, "Parametric reliability analysis of no-underfill flip chip package", IEEE Trans Comp Packag Technol, pp. 635.-640, 2001.
- Sawada Y, Harada K, Fujioka H., "Study of package warp behavior for high-performance flip-chip BGA", Microelectron Reliab, pp. 465-471, 2003.
- Rzepka S, Korhonen MA, Meusel E, Li CY, "The effect of underfill and underfill delamination on the thermal stress in flip-chip solder joints", ASME J Electron Packag, pp. 342–348, 1998.
- Madenci E, Shkarayev S, Mahajan R., "Potential failure sites in a flip-chip package with and without underfill", ASME J Electron Packag, pp. 336-341, 1998.
- Stiteler MR, Ume IC, Leutz B., "In-process board warpage measurement in a lab scale wave soldering oven", IEEE Trans Comp Packag Manufact Technol-Part A, pp. 562-569, 1996.
- Liu S, Mei Y., "Behaviors of delaminated plastic IC packages subjected to encapsulation cooling, moisture absorption and wave soldering", IEEE Trans Comp Packag Manufact Technol-Part A, pp. 634-645, 1995.
- Sasaki K, Yanagimoto A, Ishikawa H., "Effect of lead and lead-free solders on bend of substrate", Proceedings of advanced technology in experimental mechanics ATEM03, OS10W0040, 2003.
- Driel WD, Zhang GQ, Janssen JHJ, Ernst LJ, Su F, Chian KS, et al., "Prediction and verification of process induced warpage of electronic packages", Microelectron Reliab, pp. 765-774, 2003.
- McCluskey, R. Munamarty, M. Pecht, "Popcrning in PBGA Packages During IR Reflow Soldering", Microelectronics International, vol. 14 Issue 1, pp 20-23, 1997. https://doi.org/10.1108/13565369710800439
- 氏家 一夫, "表面實裝型 IC.LSI パッケージの取外し方法及びこれに用いる取外し治具", 日本特許 特開平8-46351, 1996.2.16
- 松本 清, "光空間伝送装置および 光空間伝送 システム", 日本特許 特開2002-164646, 2002.6.7
- 松本 清, "電子部品のハンダ付け、取り外し裝置", 日本特許 特開2006-294958, 2006.10.26