References
- A. Hodjat, "Speed-area trade-off for 10 to 100 Gbits/s throughput AES processor," The 37th Asilomar Conference on Signals, Systems and Computer, pp. 21-47-2150, 2003.
- S. Pomgyupinpanich, "A 32 bits architecture for an AES system," Int'l Symp.on Communications and Information Technologies, pp. 70-73, 2004.
- 김종환, 진경욱, "AES 기반 와이브로 보안 프로세서 설계," 전자공학회논문지, 제44권 SD편, 제7호, 71-80쪽, 2007년 7월.
- M. Y. Wang, "Single-and multi-core configurable AES architectures for flexible security," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 18, no. 4, pp. 541-552, 2010. https://doi.org/10.1109/TVLSI.2009.2013231
- M. Alam, "Single chip encryptor/decryptor coor lementation of AES algooithm," 21st Int'l Conf.on VLSI Design, pp. 693-698, 2008.
- H. W. Kim, "Design and implementation of a private and public key crypto processor and its application to a security system," IEEE Trans. Consumer Electronics, vol. 50, no. 1, pp. 214-224, 2004. https://doi.org/10.1109/TCE.2004.1277865
- S. Mangard, M. Aigner, and S. Dominikus,"A highly regular and scalable AES hardware architecture," IEEE Trans. Comput., vol. 52, no. 4, pp. 483-491, 2003. https://doi.org/10.1109/TC.2003.1190589
- X. Zhang, "Implementation approaches for the advanced encryption standard algorithmm," IEEE Circuits and Systems Magazine, vol. 2, no. 4, pp. 24-46, 2002. https://doi.org/10.1109/MCAS.2002.1173133
- A. Hodjat, and I. Verbauwhede, "Minium area cost for a 30 to 70 Gbits/s AES processor," IEEE Computer society Annual Symposium on VLSI, pp. 83-88, 2004.
- V. Fischer, "InvMixColumn decomposition and multilevel resource sharing in AESimplementations," IEEE Transactions on VLSI System, pp. 989-992, 2005.
- Ha-Kee Ahn and Kyung-Wook Shin, "On-the-fly 키 스케줄러를 갖는 AES-128/ 192/256 암호 프로세서," 전자공학회논문지, 제39권 SD편, 제11호, 33-43쪽, 2002년 11월 .
- H. Lin, "High performance AES cores for xilinx FPGA," http://www.helintech.com/, downloaded on Aug. 15. 2005.
- G. Rouvroy, F. X. Standaert, J. J. Quisquater, and J. D. Legat, "Compact and efficient encryption/decryption module for FPGA implementation of the AES (Rijndael) very well suited for small embedded application," International Conference on Coding and Computing, pp. 583-587, 2004.
- H. Li, and J. Z. Li, "A new compact dual-core architecture for AES encryption," IEEE J. Elect. Comput., vol. 33, no. 3/4, pp. 209-213, 2008.