The Journal of the Korea Contents Association (한국콘텐츠학회논문지)

The Korea Contents Association (한국콘텐츠학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a Clock and Data Recovery Circuit Using the Multi-point Phase Detector

다중점 위상검출기를 이용한 클럭 및 데이터 복원회로 설계

  • Published : 2010.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

The 1Gbps clock and data recovery (CDR) circuit using the proposed multi-point phase detector (PD) is presented. The proposed phase detector generates up/down signals comparing 3-point that is data transition point and clock rising/falling edge. The conventional PD uses the pulse width modulation (PWM) that controls the voltage controlled oscillator (VCO) using the width of a pulse period's multiple. However, the proposed PD uses the pulse number modulation (PNM) that regulates the VCO with the number of half clock cycle pulse. Therefore the proposed PD can controls VCO preciously and reduces the jitter. The CDR circuit is tested using 1Gbps $2^{31}-1$ pseudo random bit sequence (PRBS) input data. The designed CDR circuit shows that is capable of recovering clock and data at rates of 1Gbps. The recovered clock jitter is 7.36ps at 1GHz and the total power consumption is about 12mW. The proposed circuit is implemented using a 0.18um CMOS process under 1.8V supply.

본 논문에서는 다중점 위상검출기(Phase detector: PD)를 이용한 1Gbps 클럭 및 데이터 복원(Clock and data recovery: CDR)회로를 제안한다. 제안된 위상검출기는 데이터의 천이 모서리와 클럭의 상승/하강 모서리 3점을 비교하여 up/down 신호를 생성한다. 기존의 위상검출기 회로는 클럭 주기의 배수 만큼의 up/down 펄스폭을 갖는 출력으로 전압제어발진기(Voltage controlled oscillator: VCO)를 조절하는 펄스폭변조(Pulse width modulation: PWM)방식을 사용한다. 제안된 위상검출기 회로는 클럭 반주기만큼의 up/down 펄스폭을 갖는 출력으로 전압제어발진기를 조절하는 펄스수변조(Pulse number modulation: PNM)방식을 사용하여, 전압제어발진기를 미세하게 조절함으로써 지터를 줄일 수 있다. 제안된 위상검출기를 이용한 클럭 및 데이터 복원회로는 1Gbps의 전송률을 갖는 231-1개의 랜덤 데이터를 이용하여 테스트되었고, 지터와 전력소비는 각각 7.36ps와 12mW로 저전력, 적은 지터의 특징을 보였다. 제안된 회로는 0.18um CMOS 공정에서 1.8V 전원으로 설계되었다.

Keywords

References

  1. C. R. Hogge, "A self-correcting clock recovery circuit," IEEE Trans. on Electron Devices, Vol.32, No.12, pp.2704-2706, 1985(12). https://doi.org/10.1109/T-ED.1985.22402
  2. J. D. H. Alexander, "Clock recovery from random binary signals," Electronics Letters, Vol.11, No.22, pp.541-542, 1975(10). https://doi.org/10.1049/el:19750415
  3. B. Razavi, "Challenges in the design of high-speed clock data recovery circuit," IEEE Communication Magazine, pp.94-101, 2002(8). https://doi.org/10.1109/MCOM.2002.1024421
  4. D. Rennie and M. Sachdev, "Comparative robustness of CML phase detectors for clock and data recovery circuits," in Proc. IEEE Int. Symp. on Quality Electronic Design, pp.305-310, 2007(3). https://doi.org/10.1109/ISQED.2007.50
  5. Z. W. T. Hui and T. A. Kwasniewski, "A 10-Gb/s CMOS sample-and-hold phase detector using dual substrate technique," in Proc. IEEE Conf. on Electrical and Computer Engineering, Vol.3, pp.1761-1764, 2004. https://doi.org/10.1109/CCECE.2004.1349756
  6. K. S. Yeo, A. Cabuk, R. Wu, M. A. Do, J. G. Ma, X. P. Yu, and G. Q. Yan, “Non-sequential linear CMOS phase detector for CDR applications," in Proc. IEE Circuits, Devices and Systems, Vol.152, No.6, pp.667-672, 2005(12). https://doi.org/10.1049/ip-cds:20045090
  7. F. Gardner, "Charge-pump phase-lock loops," IEEE Trans. on Communications, Vol.28, No.11, pp.1849-1858, 1980(11). https://doi.org/10.1109/TCOM.1980.1094619
  8. R. Jacob baker, CMOS circuit design, layout, and simulation, IEEE press, 2005.
  9. I. A. Young, J. K. Greason, and K. L. Wong, "A PLL clock generator with 5 to 110 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, Vol.27, No.11, pp.1599-1607, 1992. https://doi.org/10.1109/4.165341
  10. R. Zhang and G. S. La Rue, “Clock and data recovery circuits with fast acquisition and low jitter,” IEEE Workshop on Microelectronics and Electron Devices, pp.48-51, 2004. https://doi.org/10.1109/WMED.2004.1297349
  11. W. Liu, L. Xiao, and L. Yang, "1.25 Gb/s low jitter dual-loop clock and data recovery circuit," in Proc. IEEE ASIC, pp.311-314, 2007(10). https://doi.org/10.1109/ICASIC.2007.4415629
  12. M. Saffari, M. Atarodi, and A. Tajalli, "A 1/4 rate linear phase detector for PLL-based CDR Circuits," in Proc. IEEE ISCAS, pp.3281-3284, 2006(5). https://doi.org/10.1109/ISCAS.2006.1693326
  13. J. S. Lee and B. S. Kim, "A low-noise fast-lock phase-locked loop with adaptive bandwidth Control," IEEE J. Solid-State Circuits, Vol.35 No.8, pp.1137-1145, 2000(8). https://doi.org/10.1109/4.859502