Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A $0.5{\mu}m$ CMOS FM Radio Receiver For Zero-Crossing Demodulator

Zero-Crossing 복조기를 위한 $0.5{\mu}m$ CMOS FM 라디오 수신기

  • Kim, Sung-Woong (Department of Information Communication Engineering, Handong Global University) ;
  • Kim, Young-Sik (Department of Information Communication Engineering, Handong Global University)
  • 김성웅 (한동 대학교 정보통신공학과) ;
  • 김영식 (한동 대학교 정보통신공학과)
  • Published : 2010.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a FM radio receiver integrated circuit has been developed based on $0.5{\mu}m$ CMOS process for Zero-Crossing FM demodulator over the 88MHz to 108MHz band. The receiver is designed with the low-IF architecture, and includes Low Noise Amplifier(LNA), Down-Conversion Mixer, Phase Locked Loop(PLL), IF LPF, and a comparator. The measured results of the LNA and Mixer show that the conversion gain of 23.2 dB, the input PldB of -14 dBm, and the noise figure of 15 dB. The measured analog block of the LPF and comparator show the voltage gain of over 89 dB, and the IF LPF can configure the passband from 600KHz to 1.3MHz with 100KHz step through the internal control register banks. The designed FM radio receiver operates at 4.5V with the total current consumption of 15.3mA, so the total power consumption is about 68.85mW. The commercial FM radio has been successfully received.

본 논문에서는 Zero-Crossing 복조기에 적합한 88MHz에서 108MHz 대역 FM 라디오 수신기를 $0.5{\mu}m$ CMOS 공정을 이용하여 설계 및 제작하였다. 본 수신기는 Low-IF 구조를 기초로 설계되었으며, Low-Noise Amplifier (LNA), Down-Conversion Mixer, Phase locked loop (PLL), Low-pass filter (LPF), 비교기를 포함하는 RF/Analog 집적회로로 개발되었다. 측정결과 LNA와 Mixer를 포함하는 RF Block은 23.2dB의 변환 이득과 입력 PldB는 -14dBm였고 전체 잡음지수는 15 dB로 나타났다. IF단 LPF와 비교기를 포함하는 Analog Block은 89dB 이상의 전압 이득을 가지고, IC내부의 레지스터를 제어하여 600KHz에서 1.3MHz까지 100KHz 단위로 Passband 대역를 조절할 수 있도록 설계되었다. 설계된 수신기는 4.5V에서 동작하며, 전체 전류 소모는 15.3 mA로 68.85mW의 전력을 소모한다. 실험결과 성공적으로 FM 라디오 신호를 수신할 수 있었다.

Keywords

References

  1. Tolga Yalcin, Neslin Ismailoglu "A Low-Power System-on-Chip for Telecommunication: Single Chip Digital FM Receiver/ Demodulator IP", Signal. Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conference, vol. 1, pp. 780-783, Oct, 1999.
  2. Kwang Bok Lee, "Zero-Crossing Zero-IF Digital Demodulator", 텔레콤, 제10권, 제 2호, 1994년 12월.
  3. Pui-in mak, seng-pan U, and Rui P.Martins, "Transceiver Architecture Selection: Review, State-of-the-Art, Survey and Case Study", IEEE Circuits and Systems Magazine, pp. 6-25, Second Quarter 2007.
  4. Behzad Razavi, "RF MICROELECTRONICS", Prentice Hall PTR, pp. 37-50, pp. 166-167, pp. 180-183, 1998.
  5. 황진홍, 유창식, "SDR을 위한 광대역 주파수가변 active-RC 채널 선택 필터", 텔레콤, 제 21권, 제 2호, 91-99쪽, 2006년 2월.
  6. SANYO, "Monolithic Linear IC For Portable Radio/Cassette Recoders with Manual Tuning Single-Chip Tuner IC," LA1828 datasheet, June. 2009.
  7. Philips, "AM/FM Stereo radio circuit," TEA5711 datesheet, Sept. 1994.
  8. NTE Electronics, "Integrated Circuit Phase Lock Loop (PLL) FM Demodulator for Portable Car Radio," NTE1565 datasheet.
  9. PHILIPS, "Single standard multimedia IF-PLL and FM radio domodulator Datasheet," TDA9809M datasheet, Jan. 1998.