References
- M. Batek and J. P. Hayes, 'Test set preserving logic transformations,' Proc. of Design Automation Conference, pp. 454-458, 1992 https://doi.org/10.1109/DAC.1992.227760
- S. Charkravarty, 'A study of theoretical issues in the synthesis of delay fault testability circuits,' IEEE Trasn. on Computers, vol. 45, no. 8, pp. 985-991, Aug. 1996 https://doi.org/10.1109/12.536242
- A. H. El-Maleh and J. Rajski, 'Delay fault testability preservation of the concurrent decomposition and factorization transformations,' IEEE Trasn. on CAD, vol. 14, no. 5, pp. 582-590, 1995 https://doi.org/10.1109/43.384420
- M. Gharaybeh, M. L. Bushnell, and V. D. Agrawal, 'Classification and test generation for path-delay faults using single stuck-at fault tests,' Journal of Electronic Testing Theory and Applications, vol. 11, pp. 55-67, Aug. 1997 https://doi.org/10.1023/A:1008247801050
- H. Henster, R. Drechaler, and B. Becker, 'On the application of local circuit transformations with special emphasis on path delay fault testability,' Proc. of IEEE VLSI Test Symposium, pp. 387-392, 1995 https://doi.org/10.1109/VTEST.1995.512665
- H. Kim and J. Hayes, 'Realization-independent ATPG for designs with unimplemented blocks,' IEEE Tras. on CAD, vol. 20, no. 2, pp. 290-306, 2001. https://doi.org/10.1109/43.908472
- E. S. Park and M. R. Mercer, 'Robust and non-robust tests for path delay faults in a combinational circuit,' Proc. International Test Conf., pp. 1027-1034, 1987
- S. M. Reddy, 'Complete test sets for logic functions,' IEEE Trans. on Computers, vol. C-22, no. 11, pp. 1016-1020, Nov. 1973 https://doi.org/10.1109/T-C.1973.223638
- Y. Son and J. Chong, 'A New Logic Transformation Method for Both Low Power and High Testability,' Journal of Institute of Electronics Engineers of Korea (IEEK) -SD, vol. 40, no. 9, pp. 62-71, Sep. 2003
- U. Sparmann, H Muller, and S. M. Reddy, 'Universal delay test sets for logic networks,' IEEE Trans. on VLSI Systems, vol. 7, no. 2, pp. 156-166, 1999 https://doi.org/10.1109/92.766742
- J. Yi and J. P. Hayes, 'The coupling fault model for function and delay faults,' Journal of Electronic Testing Theory and Applications, vol. 21, no. 6, pp. 631-649, Dec. 2005 https://doi.org/10.1007/s10836-005-3476-y
- J. Yi and J. P. Hayes, 'High-level delay test generation for modular circuits,' IEEE Trans. on CAD, vol. 25, no. 3, pp. 576-590, Mar. 2006 https://doi.org/10.1109/TCAD.2005.853697